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yA Light Actuated Switch (LAS) has been developed for low level electronic commutating
(multiplexing) and chopper applications. This device is ideally suited for such applica-
tions because of the extremely low offset voltage, low leakage currents, low switch ON
impedance, complete electrical isolation, and moderately high speed switching charac-
teristics.
The Light Actuated Switch consists of a GaAs p-n junction infrared source and an
electrically isolated silicon photo detector. The silicon detector has the characteristics
of a symmetrical, bilateral switch which changes into a low impedance state upon applica-
tion of a forward bias (drive) current to the GaAs p-n junction light source, and remains in
the conductive state until drive current is removed.
A general design theory, based on the Ebers & Moll low level transistor model, is
given, with special emphasis on breakdown voltage, ON impedance, offset voltage, and
It is shown how the design considerations lead to a specific geometry
Results of extensive testing are reported.
switching speed.
for the detector.
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SECTION1 - PURPOSEOF PROGRAM
1.1 INTRODUCTION
In data acquisition systems, many inputs are sampled in a programmed manner by means
of a multiplexor. The principle of multiplexing is not new, andbefore the introduction of
the transistor in 1948, electro-mechanical devices, suchas relays, performed this oper-
ation. Even the best of these deviceswere large, heavy, costly, andvery slow compared
to today's solid state switches. By the proper combination of solid-state active devices
and passive components, electronic multiplexing systems used today represent a great
improvement over the older electro-mechanical devices. However, further improve-
ments wouldbe highly desirable, especially a reduction in weight, size, andpower con-
sumption.
Low level signal switching, requires devicesthat possess the following properties:
1. High openand low closed impedance.
2. As low a contact potential as possible, to minimize error at low signal
levels °
3. Goodisolation betweencontrol element and device contact.
4. High switching speed.
5. Ability to handle signals of both polarities.
•6. Ability to withstand high common-modevoltages.
The mechanical relay fulfills all of the aboverequirements but is limited in switching
speed. Solid-state devices, in general, overcome the speedlimitation but may have
1
other undesireable features, suchas.- polarity problem, where a singlebi-polar de-
vice cannot acceptboth polarities;2offset voltage problem, where a non-zero contact
3
potential exists; and isolation problem, which, however, could be overcome through
transformer coupling.
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wi.2 PROGRAM OBJECTIVES
The program had as its objective the development of a solid-state switch to be used in
an electronic gating system for space-craft multiplexing applications. The switches
had to be capable of being switched by some separate logic at rates from DC to 10,000
times a second, per switch, in any sequence. A light actuated switch, consisting of an
electroluminescent diode source, and a photon detector formed the basis for this develop-
ment program.
i.3 LIGHT ACTUATED SWITCH (LAS)
If two transistors are connected back to back, as shown in Figure 1, the effective re-
sistance between the input and output terminals of the switch is the sum of the two ON
resistances. The effective offset voltage between the input and output terminals is the
Input T1
I
Output
T2
Input R°nl V°l V°2 R°n2 Output
FIGURE I - MATCHED PAIR "CHOPPER/MULTIPLEX SWITCH" CIRCUIT
(R. L. Bright -- U.S. Patent//2,962,603 dated 29 November 1960)
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difference between the offset voltages of the two transistors. A very small net offset
voltage may be obtained by matching the two transistors and operating them in an in-
verted mode. This circuit, either in discrete form I or in integrated form 2 is capable
of high-speed operation and nearly satisfies all the desirable features of the mechanical
relay. The recent discovery 3 of electroluminescence in KI-V compound semiconductor
p-n junctions has made possible a switching device which improves upon its electrically
driven counterpart. This improved device is basically identical to the electrically
driven one, except that it is actuated by the light emitted from the p-n junction. The
photon-actuated switch is more like the mechanical relay because it has perfect isola-
tion between control element and device contact. It is this feature that is so important
in the development of a solid-state multiplexor switch, requiring complete isolation
from ground.
The light actuated switch (LAS), developed in this program, consists of a gallium-
arsenide p-n junction, an infrared source and an electrically isolated silicon photo-detec-
tor. The silicon detector has the characteristics of a symmetrical, bilateral switch
which changes into a low impedance state upon application of a forward bias (drive)
current to the gallium arsenide electroluminescent diode, and remains in the conduc-
tive state until the drive current is removed.
1.4 SWITCH PERFORMANCE GOALS
The prime requirement of the switch design was reliability of operation. The Jet Pro-
puision Laboratories' specification, No. 31140, set the basic guide lines and objectives.
The DC equivalent circuit for the switch is shown in Figure 2,and the numeric values
for the parameters are given in Table 1, along with other desired performance charac -
teristics.
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The packaging objective was to achieve a 100-times improvement (reduction) in size
over JPL's existing system. Where presently one switch occupies 0.3 cubic inch, the
LAS packaged in a TO-18 header would occupy approximately . 003 cubic inch.
In consonance with the size reduction of the switch, the weight reduction objective was
a 10-times improvement from the existing 6.8 grams to less than 0.5 grams.
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TABLE 1
SWITCH DESIGN OBJECTIVES
R 1 - Switch open dc impedance > 100 megohms
R or R - Switch closed dc impedance < 20 ohms
ee on
R 2 - Switch input to ground dc impedance > 100 megohms
V - Switch closed contact potential < -+ 50 microvolts
o
I - Switch open leakage current To meet all specs
o
R - Source impedance 20 ohms to 10 K ohms
s
R L - Load impedance 10 K ohms to 1 M ohms
V. - Input signal -+ 5 volts
1
I - Switch closed current < ± 500 _ amps
s
BVee or V m - Voltage overload without switch > + 35 volts
damage, open or closed
Current overload without switch
damage, open or closed
Switch rise and fall times
Total power to close switch
I
m
(t r + tf)
P
> 2 10 millamperes
< 20 microseconds
50-100 milliwatts
(Resolution, Linearity, Cross-talk, Error Band, as indicated in JPL Specification
No. 31140.)
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SECTION 2 - GaAs DIODE DEVELOPMENT
2.1 DIODE REQUIREMENTS
To be an efficient control element for the LAS, the GaAs diode must have the follow-
ing properties:
a. High external efficiency, which is defined here as the ratio of the light output
to the diode input current.
b. Low forward voltage for a given current level to minimize input power.
2.2 ELECTROLUMINESCENCE IN GaAs
Radiative recombination is a process by which excess electrons and holes can recom-
4
bine in semiconductors . The rate of recombination of the minority carrier can be re-
presented as the sum of two terms: (1) the recombination through impurity centers with
the emission of either phonons or photons, and (2) band-to-band transitions with the
emission of photons with energy equal to that of the semiconductor gap.
During the past few years, GaAs recombination processes (spontaneous as well
as stimulated) have been studied, but the exact nature of the recombination mechanism
responsible for GaAs electroluminescence is still uncertain.
Black et al 4 have found that the recombination radiation emitted from forward
biased GaAs diodes was proportional to the diode current and that the band edge radia-
tion, at 1.47 ev, is by far the dominant recombination process for injected carriers.
Nathan and Burns 4 have compared fluorescence measurements on homogeneously-doped
samples of GaAs with the emission from a forward-biased p-n diode and concluded that
the recombination radiation involved an acceptor center.
2-1
Independentexperiments reported by Gleener et al4 showthat the observedshift
of emission energywith magnetic field canbe approximately explainedby a transition
which proceedsthrough the groundstates of donors.
4
Lucovsky and Repper have studied the characteristics of the spontaneousradiation
as a function of doping density. They concluded that for doping densities below
17 -31.5x10 cm the recombination radiation is dueto the electronic transitions be-
tween states in the conductionbandandthe Zn acceptor level. For dopingdensities
-3in excess of 2x1018cm , the recombination radiation is generatedby transitions,
originating at thebottom of the donor impurity bandandterminating at the bottom of
the acceptor impurity bandor at the edgeof the valence band.
2.3 DESIGN CONSIDERATIONS
The GaAs diode design was based on the results of many experiments correlating
light output of the GaAs electroluminescent diodes with process parameters and
inherent material properties. These experiments are briefly described.
a. Effect of Diffusant Species
To determine the effect of doping impurity species on the light output, zinc and
sulphur - doped diodes were compared.
Using n-type GaAs wafers, doped with Te to a carrier concentration of 7.7x1016
-3
2.6x1017 cm as starting material, diodes were made by diffusing Zn at a surface
_-, --3concentration between 5x1019 2x1020 cm Junction depths of 0.15 and 0,5 mils
were obtained from 2 and 23 hour diffusions at 720°C, respectively.
Using p-type GaAs wafers, doped with Zn to a carrier concentration of 4x1017
cm -3 as starting material, diodes were made by diffusing sulphur at a surface con-
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centration of 4x1018cm-3. Junction depth of 0.25 mils was obtained from 120 hour
diffusions at 1020°C.
An analysis of these diodes showed that the zinc-diffused units had a much higher
external efficiency than the sulphur-diffused ones.
b. Starting Material
Diodes, made by diffusing Zn into n-type "undoped" GaAs wafers having a carrier
-3
concentration approximately 5x1017 cm , had much higher light outputs at a given
forward-bias than diodes made by diffusing Zn into n-type GaAs that was "doped with
-3
Te" to the same 5x1017 cm carrier concentration.
c. Comparison Between Light Output from the p-Side and from the n-Side
Figure 3 shows that the light output obtained from the n-side of the diode is about
twice that of the p-side, even though the n-side is three times thicker than the p-side.
10-2
T
"_ 10 -3
v
.2_o
10-4
10-5
Mesa Type
Junction Depth 1.5 rnil
O n - s;de
// & p-side
/ _ 20m_l / /
i0-2 i0-I 100
Input Current, ID, (amps)
FIGURE 3 - LIGHT OUTPUT FROM MESA DIODE CONFIGURATION
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It is believed that the decrease in output from the p-side is caused by higher absorp-
tion in the heavily doped p-layer. This result confirms the findings of several authors 5,
namely that the absorption coefficient of p-type GaAs (with a doping level of 1019
1020 -3cm ) is much higher than that of n-type GaAs (with a doping level of 1016
1018 -3)cm in the 1.0 - 1.5 ev photon energy range.
d. Mesa vs,planar diode configuration
Planar diodes were made by using SiO masking techniques. Arrays of 5 mil openings
were obtained by evaporating SiO through a metal-wire mask. Diodes with the same
junction depths as the mesa-type diodes were fabricated. Due to the nature of the
planar configuration, the p-n junctions penetrate to the surface of the p-layer, and the
additional light emitted from the junction edge adds to the normal light coming through
the bulk p-layer. Thus, the total light output from the p-side is about the same as that
from the opposite n-side. (See Figure 4. i
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T
1o-3
0
_ 10 _4
10-5
Planar Type
Junction Depth 1.5 m;[
_; • n - side
A p - side
oo ; ,zc,-,; r'J1
./" ; [ v
z_ 4.8 roll /p
L L I Illl] J I I J IIII] i I I I IIIII
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FIGURE 4 - LIGHT OUTPUT FROM PLANAR DIODE CONFIGURATION
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Although the planar-type diode can be made as efficient as the mesa-type diode,
severe process limitations exist in the SiO masking technique. Zinc can be partially
masked by thick SiO layers at low diffusion temperatures. Above 750oc, effective
masking is very difficult.
e. Size Dependence
Figure 5 shows the variation of light output with input current for three sizes of mesa-
type diodes. As is expected, the light output varies with the current density.
Thus, small size diodes are preferred, with proper heat dissipation.
T
E
i0-2
10-3
-&
_o-4
10-5
Mesa Diode Size
{3 10 x 10 rnll sq
A 20 x 20 rnll sq
o 40 x 40 roll sq
I I L t _ t Ill L I , I I LtlJ
10 -2 l0 -1 100
Input Current, I o (amps) ----t.
I I I L I I II
FIGURE 5 - EFFECT OF DIODE SIZE ON LIGHT OUTPUT
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f. Optical Coatings
Because GaAs has a high index of refraction (n=3.6), the critical angle of reflection
at the GaAs - air interface is about 16 degrees. Internal reflection losses can be
reduced by a material whose index of refraction is between GaAs and air. An epoxy
(Maraglas*) whose index of refraction is about 1.5 increased the relative light output
by a factor of two, as shown in Figure 6. A higher temperature epoxy (220°C),
Randac*, with comparable optical properties was subsequently used.
*Trademark, Mitchell Rand Corp. Hillburn, New York
10 -2
T i0_3
)
.__
1o-4
10-5
Optlcal Coating
m Selenium
A Epoxy (Randac)
Q None
I I I I IIlll I I I i L Illl L I L t I I I
10-2 . i0 -I 100
Input Current, ID, (aenps)
FIGURE 6 - EFFECT OF OPTICAL COATING ON RELATIVE LIGHT OUTPUT
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g. Contact Resistance
For electroluminescence, the GaAs diodes must be forward-biased. A low forward-
voltage is necessary to minimize the input power. Ohmic contacts, made to the p-type
and n-type GaAs, should have minimum contact resistance.
Pure indium makes good ohmic contacts to p-type GaAa and 98% In - 2% Te
makes good ohmic contacts to n-type GaAs. The disadvantage of such ohmic ontacts
manifests in low alloying temperature (_ 156°C). Evaporated mixtures of 98% Ag -
2% Te or 99% Ag - 1% As, alloyed at 575-.600°C, make good ohmic contacts to n-type
GaAs, whereas evaporated mixtures of 98% Ag - 2% Zn, alloyed at 575--_600°C,make
good ohmic contacts to p-type GaAs. For ID .._ 100 ma, typical forward voltage drops
are about 1.2 _ 1.3 volts.
2.4 DIODE FABRICATION PROCESS
The following schedule summarizes the diode fabrication steps. Figure 7 shows
schematically the diode assembly.
" / A0_ m_l
/'/ i//1_ _'/¢--ImU _AuWlre
/ / _
° ' ,ts Y /
/
_Bonded to TO-18 Header
FIGURE 7 - SCHEMATIC OF DIODE ASSEMBLY
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a. The starting material was n-type undoped GaAs with a resistivity of 0.005
ohm-cm.
b. Wafers were polished to a mirror finish with a final thickness of 8-9 mils.
Ce
dl
e.
fe
g.
h.
Zinc was diffused in a capsule (18 cc) diffusion process at 850°C for 4 hours.
The source was 1.5mg metallic zinc, and 0.4 mg/cc arsenic was added to suppress
the dissociation of GaAs. A junction depth of 1.5 mils resulted with a surface
concentration of 1020 -3
em .
The n-side of the wafers was polished,and the overall wafer thickness was re-
duced to 6 mils.
Contacts were evaporated at a substrate temperature of 400°C (98% Ag - 2% Te
for n-type and 98% Ag - 2% Zn for p-type).
The contacts were alloyed at 600°C for 2 minutes.
The wafers were cut into 5x5 mil squares.
Diodes were bonded to Au-Ga plated TO-18 headers with the p-side down.
i. One mil Au wires were thermocompression bonded (TCB) to the diode contacts.
j. The entire diode assembly was electrolyt_cally cleaned in a KOH solution.
2.5 TEST PROCEDURE
The forward characteristics of each diode were checked with a Tektronix 505 curve
tracer.
Diode light outputs were measured with the apparatus shown in Figure 8 under
pulsed input conditions. A Hoffman 110C silicon solar cell was used for the light sensor,
and the output was displayed on an oscilloscope. The light intensity was measured at
a fixed distance between the solar cell and the GaAs diodes. The drive current con-
sisted of 50_-sec wide pulses at all current levels, with a repetition rate of 103cps.
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I.
(A solar cell detecting efficiency of 62% at 0.9 microns was assumed for all external
efficiency calculations. )
Pulse
Generator
Peak
Reading
Voltmeter
Pulse
Amplifier CRO
Current Probe
"_1 GaAs Diode
d---_/32"
I Solar Cell
cRol
I
, w
FIGURE 8 - APPARATUS FOR MEASURING LIGHT OUTPUTS FROM DIODE
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2.6 TEST RESULTS
2.6.1 Current-Voltage Characteristics
Figure 9 shows a typical forward and reverse V-I characteristic. At ID = 100 ma,
the forward voltage drop is 1.3 volts. The reverse breakdown occurs at 11 to 12
volts and is rather sharp. A plot of the V-I characteristics at 300°K over several
decades of input current is also shown in the figure. Slope change from 2.1 to 1.6 was
observed.
2.6.2 Relative Light Output
A theoretical analysis of the efficiency of a dome shaped vs. a fiat GaAs diode is
given in Appendix C. Figure 6 shows the variation of the relative light output with
diode current for epoxy and selenium coated units and for uncoated units. At ID of
100 ma. the relative light output increased by a factor of 1.8 and 4.2 through the
use of epoxy and selenium coats, respectively. The nonlinearity at high input currents
is probably due to excessive heating.
External efficiencies, ranging from 1.4% to 3.1%,were achieved through the
use of such optical coatings on the diodes. The variation of external efficiency with
temperature is shown in Figure 10.
2.6.3 Emitted Light Distribution
A photograph taken through an image converter showing the light emitted from the
top surface of a diode at ID of 100 ma is shown in Figure 11°
The light emitted from the edge of the junction at various input current levels
2-10
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FIGURE 9 - DIODE CURRENT-VOLTAGE CHARACTERISTIC
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Diode Size 10 x 10 mils 
ID = 100ma 
FIGURE 1 1  - LIGHT PATTERN THROUGH IMAGE CONVERTOR 
is shown in Figure 12. It appears that the light comes from the n-side of the junction 
which is contradictory to previous observation . 7 
2.6.4 Rise and Fall Times of the Emitted Light 
The response times of the emitted light were measured with the circuit shown in 
Figure 13a. A photomultiplier (Dumont K 2397) with a rise time of 10 seconds 
was used to sense the diode light output. Rise and fall  times of the emitted light 
were less than 20 nano-seconds, as  shown in Figure 13b, and are  not the limiting 
factor in the integrated switch response. 
-8 
2-13 
J
LIGHT ..=..[
EMISSION /
ID =0
I D = 20ma
5
II II IIIIIII .,_ _
I D : 50too
4 I D = IOOmo
MAGNIFICATION 72Y
FIGURE 12 - LIGHT EMISSION FROMADIODE EDGE
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FIGURE 13a RESPONSE TIME CIRCUIT
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FIGURE 13b RESPONSE TIME MEASUREMENT
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structure. Diffusion and drift mechanisms cause an accumulation of majority carriers
(holes) in the base region thereby making it positive and causing J2 to inject. When
these injected carriers reach J3' it saturates and becomes forward biased and injects
throughout. That portion of the carriers (electrons) injected by J3 within a diffusion
length of J1 is collected by J1 and constitutes the current flowing through the switch.
It is clear that for efficient operation and light sensitivity, all junctions should be good
emitters.
3.2 DET REQUIREMENTS
For the DET to function as an efficient switch, the two transistors must have the follow-
ing properties:
a. High gain and frequency response. This necessitates a narrow base width.
The high gain is required so that the transistor is driven as deeply as possible
into saturation.
b. Junction J3 (collector) must be an efficient photo junction to provide as much
base drive as possible. To accomplish this, most of the incident light must
be absorbed near J3"
c. The impedance between the two emitters and the effective offset voltage should
be as small as possible during the ON period of the switch.
d. High emitter junction breakdown voltages are necessary in common mode op-
eration where large overload voltages can be encountered.
e. For fast data transmittal through the switch, short rise and fall times are
needed.
3.3 DET DESIGN CONSIDERATIONS
The DET in Figure 15 is turned on by an effective base current generated through the
absorption of photons in the bulk of the device. This consideration dictates a certain
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SECTION3 - DOUBLE EMITTER TRANSISTOR{DET)
3.1 DET MODEOF OPERATION
The DET is a double-emitter transistor which combines the advantagesof {a) using a
matched pair of transistors in a Bright circuit 1configuration to achieve low offset
voltages, (b) integrating the two matched transistors to minimize thermal potentials in
the signal path, and (c) using optical excitation instead of electrical drive for complete
input-output isolation.
The phenomenologicaloperation of the optically driven switch can be inferred from
Figure 14, which is drawn for anNPN DET and for a particular polarity. For the
oppositepolarity, the junctions reverse their roles.
I Iee
o ___ _l
- -
T1 I T2 J3I
I
FIGURE 14 - DETMODE OF OPERATION
In the dark condition, J1 is reverse biased, while J2 and J3 are nearly neutral {slightly
forward biased). In the light condition, electron hole pairs are created throughout the
3-1
OPTICAL-
COUPLING
MEDIUM
c Jt____
TO-18 HEADER
SILICON
DETECTOR (DET)
S
\\
_ p..oDi "_-
FIGURE 15 - LAS SCHEMATIC
geometry for the device.
large in area as possible.
one-half of the area of J3.
For J1 (or J2) to be an effective emitter, it should be as
The best that can be done is that the area of J1 (or J2)equals
The surface area of the emitters must also be left unmetal-
lized to allow light to penetrate.
The DET breakdown voltage, BVee, is given by equation (B-18) of Appendix B.
BVee ... BVeb/_i/1/n (B-18)
BVeb is the avalanche breakdown voltage of the emitter junction and is an inverse func-
tion of the impurity doping level, Nb, of the base region as shown in Figure 16. To
raise BVee , the base doping must be chosen as low as possible.
During the course of planar processing, the lightly doped base tends to invert (NPN)
or accunmlate (PNP). The former induces a conductance channel between the emitters
with soft, lower breakdowns, whereas the latter lowers breakdown by lowering effective
resistivity. Coupled with this there is usually a degradation in low level /_ values. Thus,
placing a lower limit on N b of about 1016 -3cm will give an emitter-base breakdown
of approximately 70 volts.
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FIGURE 16 - BREAKDOWN VOLTAGE vs. IMPURITY LEVEL
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The breakdown voltage BV is also inversely dependent on the inverse gain, _i'ee
but as will be shown later, high _i values are desireable for low switch ON impedance
and low offset potentials.
The ON impedance, Ree, between emitters in the light condition must be kept low.
On the basis of Ebers and Moll's small-signal analysis (Appendix B), the ON impedance
is approximated by:
R i (B-14)
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where _i is the inverse common-emitter current transfer ratio, Ib is the effective base
current and R i is the intrinsic resistance. The base current (Ib) will depend on the use-
ful area of the detector, viz., on the area through which photons enter the devices. Thus,
Ib can be expressed in terms of the detector area, which is approximately equal to the
collector area, Ac.
Ib = K1 Ac
The constant, K 1, includes the efficiency of electron-hole pair creation.
Since n and s in equation (B-14) are constants, the ON impedance becomes:
K2
Ree ,,__
Ac
To lower the value of Ree, one must increase fli or increase the area, Ac. The
latter choice is undesirable from the point of view of speed and packaging. Hence, the
increasing of _i remains as the prime factor in lowering Ree. In terms of physical
constants, Bican be written as:
Bi
Ae Dnb Nd Lpc Ae
- Ac Dpc N a Wb -_ K3 _'c
where: A e
Dnb =
D =
pc
Nd =
N =
a
L =
pc
W b =
and Ac are the emitter and collector areas, respectively
the electron diffusion constant in the base
the hole diffusion constant in the collector
donor concentration in collector
acceptor concentration in base region
diffusion length of holes in collector
base width
3-5
This makes Ree inversely dependenton the emitter area.
Ree __K4(i )
A circular geometry with closely spaced, "D" shapedemitters was chosenin the DET
design.
For switching applications, one of the greatest advantagesof the double-emitter
transistor is its low offset voltage. Defining this as V0 (the voltage bet_ieenemitters
whenno current is flowing), we have from equation (B-10),
V0 in17n (i+ n2)J
If flnl = fin2' V0 automatically becomes zero for any value of n and any value of temper-
ature. A difference between f_nl and fin2 will not greatly influence V 0 unless the for-
ward fi's are small. A measure of how closely the two fin'S have to be matched is
_fln as shown:
(fin)2 '
If _nl = f_n + A_n' and _n2 : _n' then the argument of the natural logarithm of Eq. (B-10) is
1+ +
1 +
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3.4 HISTORY OF DET DEVELOPMENT
The geneology of the development of the photon detector is shown in Figure 17a. Several
approaches were attempted that can be classified in the following manner (Figure 17b):
TYPE 1: Double-diffused, planar, NPN DET
TYPE 2: Single-diffused, single epitaxial, planar, NPN DET
TYPE 3: Single-diffused, double epitaxial, planar, NPN DET
TYPE 4: Single-diffused, single epitaxial, planar, PNP DET
NPN MESA DET
Single-diffused, Single Epitaxial
Type 1:
Type 2:
Type 3:
Type 4:
FIGURE 17a
Type 4
Type 1
• J _Type
NPN Planar DET _L -- _ Type
Doub le-d i ffused
NPN Planar DET
Single-diffused, Single Epitaxial
NPN Planar DET
Single-diffused, Double Epitaxial
PNP Planar DET
Single-dlffused, Single Epitaxlal
- GENEOLOGY OF PHOTON DETECTOR DEVELOPMENT
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A TYPE I
NPN (DOUBLE - DIFFUSED) DET
_ N Ip N_ ] ,_EPITAXIALLAYERN
N + _ SUBSTRATE
B TYPE 2
NPN ( SINGLE - DIFFUSED, SINGLE EPITAXIAL) DET
. SUBSTRATE
C. TYPE '5
NPN (SINGLE- DIFFUSED, DOUBLE EPITAXIAL ) DET
N _ EPITAXIAL LAYER
N*_'_ / SUBSTRATE
D. TYPE 4
PNP (SINGLE-DIFFUSED, SINGLE EPITAXIAL) OET
N___ EPITAXlAL LAYER
p*,lp__ SUBSTRATE
FIGURE 17b - DET APPROACHES
The evolution of the final geometry is shown in Figure 18, where several of the
different geometries attempted are displayed.
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FIGURE 18 - EVOLClTlON OF DET GEOMETRY 
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The development started with a single-diffused NPN mesa configuration.
problems encountered were
a)
c)
The
Low BV values -
ee
Measured values were lower than expected from doping.
Low ,8i values -
The values ranged from 0.2-2.0 and were non-uniform over the wafer.
High ON impedance -
This is a consequence of the low fii and also indicates a lack of sensitivity.
The possible causes were:
a)
b)
Inversion on low-doped base surfaces. As shown in Figure 19, the N +
inversion channels short the N doped emitters, increase leakage and
degrade the BV values.
ee
Epitaxial material
The low BVee values might be attributed to an impurity gradient in the
epitaxial layer.
N + N + N +
N N ....
Inversion Channels
P
N ÷
FIGURE 19 - INVERSION CHANNELS
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Attempted solution to these problems took the form of:
a) P+ channel inhibiting diffusion
This was doneto break up the inversion channels by introducing heavily
dopedP+ regions in the spacesbetweenthe emitters.
b) Retrograde epitaxial layer
The concentration of these layers was such that the neighborhoodof
the P on N+ junction was more heavily dopedthan the surface.
The retrograde epitaxial approach did not succeed. The use of the channel'inhibiting
diffusion improved the breakdowns, which appearedto be sharper, andslightly increased
the l] i values, which, in turn, causedsomedecrease in R .ee
÷
The possibility of an overall 1_ skin prior to initial oxidation of the grown surface
was investigated, but though improvement was apparent, the method had practical
limitations.
Since inversion appeared to be a serious problem affecting BVee and _i' a new line of
approach was necessary. In a PNP transistor, there is no inversion. Instead, ac-
cumulation occurs. This, in general, is not as serious a problem as inversion. Pro-
vided the PNP units possess comparable _i values, they could be used instead of the
NPN units.
TYPE 4
The problems encountered in the PNP units were:
a) Uniform, but low fli.
Even though the devices had good sharp BVee'S , their _l values were still low.
They seemed to be the same over the entire wafer in the neighborhood of two.
b) High ON impedance.
From calculations, the Ree values based on the measured _i were lower than
the measured ON impedance values.
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c) High forward breakdowns.
Another factor contributing to a high ON impedance was the high forward
breakdowns. This could be traced to the contact metallurgy of the devices.
Two solutions were attempted:
a} Ambient heat treatment
Devices were treated in forming gas for 2 minutes at 500°C.
b} Contact metallurgy
Several materials were tried: A1, Pd, Pt, Pd-A1.
The ambient treatment proved successful in raising _'s, especially Bi's. This
improvement was repeatedly observed with no degradation during further processing
of the devices. The ON impedance values also decreased.
Of the several contact materials used, the Pd-A1 combination gave the best results.
The forwards improved but they were still high, thus contributing to the high R values.
' ee
To determine whether a tradeoff existed between gaining in _ and R at the expense
ee
of lower BVee values, double-diffused planar NPN units were fabricated.
TYPE 1
The major problem with this type of DET was the low BVee value. There exists an in-
herent limitation in the double-diffused device which puts an upper limit on the practical-
ly attainable BVee value (_ 15 volts).
Using PH3 instead of P2 05 diffusion techniques, surface imperfections and degrada-
tion due to high phosphorus surface concentration were minimized. This permitted fabrica-
tion of sensitive, high gain, low Ree , and low BVee units. The success of the PH 3 diffu-
sion revived the efforts on the single-diffused NPN DET, but now a planar configuration
was attempted.
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TYPE 2 & 3
The problem areas during this investigation centered on:
a) Starting material
The quality of the starting material varied considerably. Variation of initial
processing seemedto affect the qualities of the finished device.
b) Contact metallurgy
Aluminum in contact with SiO2 increased the leakage problems. Other metals,
like Pt, were difficult to evaporateeconomically. Pd was hard'to TCB.
Attempted
a)
b)
i
c)
solutions :
Several experiments were conducted to determine whether chemically polished
or mechanically polished wafers were better and whether in-situ deposited
silicon oxide was better than thermally grown oxide.
To improve the uniformity of the grown junction, in addition to single epitaxial
wafers, double epitaxial wafers were grown.
O O
Pd (about 600 A) with A1 (about 1000 A) on top was tried for contacts.
The results of these experiments showed that:
a) Chemically polished wafers proved to be superior.
b) Grown silicon oxide decreased leakage currents.
c) Double epitaxial wafers did not show marked improvement in uniformity.
d) The combination of Pd and A1 yielded good contacts.
Of the different approaches, Type 2 & Type 3 turned out to have characteristics
that were closest to the design objectives. The final choice is a Type 2 or a Type 3
device with the geometry shown in Figure 20.
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r 1
r2
r3
r4
r5
r6
(mils)
2.75
3.75
4.50
5.00
5.50
6.00
COLLECTOR AREA
"" 125 sq. mils
EMITTER AREA
"'56 sq. mils
rl
r2
r3
r4
r5
r6
3.00
6.25
7.00
7.50
8.00
8.50
COLLECTOR AREA
_243 sq. mils
EMI TTER AREA
"-'145 sq. mils
r 1
r2
r3
r4
r5
r6
3.00
8.75
9.50
10.00
10.25
11.00
COLLECTOR AREA
"402 scI. mils
EMITTER AREA
,v 270 sq. mils
FIGURE 20 - FINAL VERSION OF DET (TYPE 2)
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3.5 COMPARISON OF DET THEORY AND EXPERIMENT
In analyzing a detector made up of discrete devices (two transistors), it is relatively
easy to determine the normal and inverse f_ values and the two base currents involved;
but it is quite difficult to do so in the case of the integrated DET. In the latter case,
only the total base current can be measured. For the DET (a symmetrical device),
one must assume that Ib (in equations B-7 through B-14) is one-half the total base
current. The values of _i in these expressions cannot be measured separately for the
two halves of the device. The value that should be used in the calculation is the one
obtained when the two emitters are connected in common,with Ib as the total base cur-
rent. The forward beta, fin' can be measured separately for the two halves at one-
half the total base current.
DET units of Types 1, 2 and 4 have been fabricated with base lead attachments in
order that a comparison could be made between theory (Appendix B) and experiment.
Figures 21 a - 21 c are plots of flvs Ib for such DET units. The Type 1 device has
the highest fl values whereas the Type 4 units, the lowest. Figure 22 shows the varia-
tion of the ON impedance, Ree , as a function of the total base current. The solid curves
were calculated from Eq. (B-12) using measured fl values. A value of 1.5 was used
for n, and values of 2 and 5 were used for R i, respectively, for the Type 1 and
Type 2 DET's. For the Type 4 DET, a value of 1.5 was used for n, and a value of
50 for R i. The good agreement between theory and measurement over four decades of
base current indicates that the Ebers and Moll model used in this study is very useful
in first-order calculations.
The reason for the high R i value for the Type 4 DET is not completely understood,
though part of it could be due to the high absorption coefficient in the P region, the high
forward breakdown voltage (therefore, high contact resistance), and the apparent series
bulk resistance.
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FIGURE 21 a - /]vs. I b (TYPE 1)
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FIGURE 21 b - /_vs. Ib (TYPE 2)
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FIGURE 21 c - /_ vs. I b (TYPE 3)
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104
105
o MEASURED VALUE
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FIGURE 22 - ON IMPEDANCE vs. I b
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The optically driven DET obeys the same general theory as the electrically driven
one. In this case, there is no connectionto the base emitter junction, and the device is
turned onby an effective base current generatedthrough the absorption of photonsin the
bulk of the device. It is apparent that in principle the optically driven switch closely
approximates the mechanical relay since the switch control is isolated from the switch
contacts. This feature gives the optical switch a decided circuit advantageover its
electrical counterpart. To study the optical switch more closely, devices were made
on a wafer, such that devices in evennumbered rows had base contacts and could be
electrically driven, whereas devices in odd numbered rows had nobase contacts.
Figure 23 showsplots of the ON impedanceof three optically driven DET's as a function
of GaAsdiode current. For 80 ma through the diode, the Type 2 units showthe lowest ON
impedance.
JO4
IOs!
E
0
m
III
i01
I0 o
"_--- TYPE 4
TYPE_
T YPE __. _"
I01 i0 = i0 s
I D(ma)-_
FIGURE 23 - ON IMPEDANCE vs. I d
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By comparing DET units that were driven electrically and optically and using the ON
impedance as the normalizing parameter, a plot of effective base current vs. the diode
drive current could be made, as shown in Figure 24. Such a plot permits an estimate
of conversion efficiency. (See Section 4.)
,
o
E
i0 o
iO-I
I0 -z _
10-3
I0 o
JO
/
o MEASURED VALUE df
I
.--- THEORETICAL __.._
LAS TYPE 2
(
LAS TYPE 4
L L _,_'L ill L L L L L I IAI
101 102
I O(,ma) -----_
I i I I I I
103
FIGURE 24 - EFFECTIVE BASE CURRENT I bvS. Id
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Figures 25 a and 25 b shows plots of how the offset voltage varies at room tem-
perature with the diode current for two optically driven DET's. The calculated V 0
values using equation (B-10) and the measured fl values are also shown in the figures.
The quantitative agreement between theory and experiment could be better; some of
the errors could probably be attributed to /_ and V 0 measurements. With a diode drive
-2
current of 100 ma, the effective base current is approximately 5 x 10 ma for a Type 4
DET as shown in Figure 24). The corresponding _i value from Figure 21c is approximately
41. According to eq. (B-18) and assuming n = 4, the value of BV is 27.6 volts.
ee
Experimentally, BV values of 30 _40 volts have been obtained. The apparent discrep-
ee
ancy is due to the approximate nature of eq. (B-18). BV values for Type 1 and Type 2
ee
DET's were in the ranges of 10 _ 15 volts and 20 _ 25 volts, respectively.
3.6 TRADEOFF CONSIDERATIONS
A study has been made to evaluate any possible compromise between the DET
size and performance upgrading. The study has been made on Type 1, 2 and 4 DET
units and the results were similar in all cases.
DET units, having collector/emitter areas of 402/270, 243/145 and 125/56 square
mils, were processed on a single wafer (Type 2 units will be discussed).
The inverse gain measurements, f_i, Shown in Figure 26 , agreed with theoretical
expectations. Since fli is directly proportional to the ratio of the emitter to collector
areas, the gain should be higher for the large size devices.
Large Medium Small
Ae/A c 0.67 0.5 9 0.44
fli (Ib = 0.1 ma) 42 36 22
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FIGURE 25 a - OFFSET VOLTAGE1 V 0, vs. Id (TYPE 1)
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FIGURE 26 - /3 i vs. I b (TYPE 2)
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The ON impedance of the switch is inversely proportional to the product of Ib and
fli. Furthermore, Ib is known to be directly proportional to the useful area of the DET,
i. e., area through which photons enter the device. Therefore, switches having small
size DET's should have higher ON impedance values as compared to those switches hav-
ing medium or large size DET's. Figure 27 shows just such a comparison.
T
E
_o3c,
10 2
101
10 0
10-2
I I I I I IllJ I
lO-1
I I I I illl
10 o
I b (mo)-- -,-
CZ) Large Size
A Medium Size
I'q Small Size
1 I I I 11L,I
I01
FIGURE 27 - ON IMPEDANCE vs. Ib (TYPE 2)
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Sincelarge and medium size DET units havehigh _ values as compared to the
small size, they shouldhave a lower breakdownvoltage, BVee, according to equation
B-18. Table 2 gives typical BV reshlts fo_ the three different size units. _
ee
TABLE 2
EFFECT OF DET'S SIZE ON BREAKDOWN VOLTAGE
Large Size
Medium Size
BVee I BVee 2
Small Size
(*) The first value is the maximum value of BV ee
value.
(@ 100 _ a)
26/18.5(*) 25/17.5 (*)
28/18.5 30/19.5
30/19.0 21/13.5
31/18.5 28/17.0
32/26.0 29/23.5
and the second is the "snap-back"
Devices in alternate rows on the wafer had provision for base lead attachment.
This permitted fabrication of DET units that could be driven electrically instead of
optically, and some comparison data between the different size detectors was obtained.
Figure 28 shows the R
ee
the different sized units.
dependence on ID, and Figure 29, the conversion efficiency for
In this entire study, the size difference from large to medium units is not as signifi-
cant as the size change from medium to small.
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FIGURE 28 - ON IMPEDANCE vs. I d (TYPE 2)
3-28
,i
10 o
i0-1
A
10-2
(D Large Size
A Medium Size
[] Small Size
p
I
D
A
10-3 I I I I I I I II I I I I I I I 1[
101 10 2
I D (ma)
I I I I I I III
10 3
FIGURE 29 - TRANSFER EFFICIENCY vs. DET SIZE (TYPE 2)
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3.7 DET FABRICATION
A detailed fabrication procedure is given for the four Types of DET units that were
studied. A typical set of masks that were used in the KPR* process steps for the Type
1 and 2 DET units is shownin Figure 30.
PINCH-OFF DIFFUSION
GUARD RING DIFFUSION
i ¸¸
EMITTER DIFFUSION
CONTACT HOLE
FIGURE 30 - /V_SK SET FOR DET FABRICATION
*Trademark - Eastman Kodak Co. (Kodak Photo Resist)
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3.7.1 Type 1 - NPN, Double Diffused DET
Starting Material - Epitaxial N layer on anN+ substrate.
(N) - Phosphorus-doped, 1.0 ohm-cm, 10 microns thick
(N+) - Antimony-doped, 0.01 ohm-cm, (111) orientation
Initial Oxidation: The purpose of this step is to cover the wafer with a uniform oxide
layer.
T= 980°C, time adjusted to produce approximately 5000angstroms of oxide
thickness.
Base Diffusion - (Figure 31 a)
KPR process to openbase region in oxide.
Boron diffusion to achieve a junction depth of 3.0 microns and a surface
1018 -3concentration of 1.5 x cm
Emitter Diffusion - (Figure 31b)
KPR process to openemitter holes in oxide.
Phosphorusdiffusion to achievea junction depth of 2.0 microns with a
1020 -3surface concentration of 5 x cm
Contact Metallurgy - Two processes have beenused. (SeeFigure 31 c)
Aluminum Process:
KPR process to opencontact holes in oxide.
Evaporate aluminum with substrate temperature at 200°C.
KPR process to produce pattern for subtractive etching of aluminum.
Alloy contacts in a vacuum ovenat 450°C for approximately 2 minutes.
Platinum Process:
KPR process to opencontact holes in oxide.
Evaporate platinum, using an electron gun, from a carbon container.
Alloy contacts in vacuum ovenat 600°C for 2 minutes.
Remove Pt in unwantedregions by mechanical polishing.
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"///////
epitaxial N
substrate
J/
N +
a) Col lector Diffusion
"'""i; N '_''_ N
I////////i
'1 N/ b) Emitter Diffusion
N +
N N
N
N +
c) Contact Application
FIGURE 31 - FABRICATION STEPS FOR TYPE 1 DET
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3.7.2 Type 2 - NPN, Single-Diffused, SingleEpitaxial DET
Type 3 - NPN, Single-Diffused, Double Epitaxial DET
Starting Material
(Type 2) Epitaxial P layer on an N+ substrate
(P) - Boron doped, 2.0 ohm-cm, 3.0 microns thick
(N+) - Antimony doped, . 012 ohm-cm, (111) orientation
(Type 3) Epitaxial P layer, grown onto an epitaxial N+ layer, which was grown
on an N+ substrate. The epitaxial (N+) layer was Phosphorus-doped,
0.01 ohm-cm and had a thickness of 5.5 microns. The other layers
were same as shown above in Type 2.
Initial Oxidation - T -- 980°C, time adjusted to produce approximately 5000 angstroms
of oxide thickness.
Pinch-off Diffusion (Isolation) -(Figure 32 a)
KPR process to isolate base region.
Phosphorus diffused at ll00°C. Diffusion time adjusted to achieve
complete isolation of the P-Type base region.
Etch wafer in buffered HF acid to remove any P205 glass without
disturbing the initial oxidation over the base region.
Re-oxidation at 980°C
Guard Ring Diffusion -(Figure 32 b)
KPR process to open ring in base region.
Boron diffused at 940°C for approximately 20 minutes.
(diffusion depth is not critical).
Emitter Diffusion -(Figure 32 c)
K1)R process to open emitter areas
Phosphorus diffused at 970°C. Time adjusted to produce a junction depth
1020 -3of 1.5 microns with a surface concentration of approximately 5 x cm
3-33
Type 3
7
- N _Epitaxial (
I ,_sub-¢
1,\N+Epitaxial
N + Substrate
a) Isolation (Pinch-off Diffusion)
Type 2
l// ,,., .. N+
b) Guard Ring Diffusion
+
c) Emitter Diffusion
////_,,/J'/,,_i_ ,/,J//////_
_ i.J i+ L-L- 
d) Contact Application
FIGURE 32 - FABRICATION STEPS FOR TYPES2 &3 DETS
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Contact Metallurgy - (Figure 32 d)
KPR process to open contact holes in oxide. •
Evaporate 400-600 angstroms of palladium at a substrate temperature of
200°C.
Alloy contacts in a vacuum oven for about 1 minute at 450°C.
Evaporate aluminum over the palladium - T = 150°C, A1 thickness about
1000 angstroms.
Remove metal in unwanted regions by ultrasonic cleaning in distilled water.
The palladium does not adhere to the oxide and is easily ren_oved when
agitated.
3.7.3 Type 4 - PNP, Single-Diffused, Single Epitaxial DET
Starting Material - N epitaxial layer on a P+ substrate.
(N) - Phosphorus doped, 0.25 ohm-cm, 5.5 microns thick.
(P+) - Boron doped, . 015 ohm-cm, (111) oriented.
Initial Oxidation - T = 980°C, time established to produce an oxide layer of about 5000
angstroms.
Pinch-off Diffusion (Isolation) -(Figure 33 a)
KPR process to isolate base region.
Boron diffused at 1200°C and time adjusted to produce complete isolation
of the N region. (The epitaxial interface junction position will change as
shown, during the pinch-off diffusion. )
Emitter Diffusion -(Figure 33 b)
KPR process to open emitter holes in oxide
Boron diffused at 1200°C. Time adjusted to produce a junction depth of
2.0 microns and a surface concentration of about 1020 cm-3
When base contacts were required, a phosphorus diffusion was made at 1100°C,
for about 3 minutes as shown in Figure 33 c. This produced a highly doped N+
region near the surface, which was necessary for making ohmic base contacts.
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FIGURE 33 - FABRICATION STEPS FOR TYPE4DET
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Contact Metallurgy - (Figure 33 d)
Method is identical to that described for Types 2 and 3.
After contact metallurgy, the wafer was diced into individual DET units which
were mounted temporarily on TO-5 headers for TCB lead attachments. This
step was common to all DET types.
3.8 DET TEST PROCEDURE AND RESULTS
During the fabrication process, wafers were tested after each of the following steps:
a. Initial epitaxial material - Several mesa diodes were made on the material,
and the quality of the epitaxial junction was examined by measuring the
breakdown voltages.
b. After pinch-off diffusion - Breakdown voltages were checked and compared
with values obtained in step a.
c. After emitter diffusion - Values of BVee, BVeb o, BVcb o, fin' fli and light
sensitivity were measured.
A comparison of these parameters on the various DET types is shown in Table 3.
TABLE 3
DET TEST RESULTS
TYPE I
Measured DET
Characteristics
BVee (volts)
RON (ohms)
Bn
11.0
3-6
500-1400
20-7C
17-26
1.5-3
280-350
18- 25
17-24
280-330
4 Notes on measurement
30-40
16-50
50-70
17-20 5-30
K & S Model 313 Three Point Probe
with Tektronix Type 575 Transistor
Curve tracer. I s = 100 _a
Tektronix Curve Tracer, with micro-
scope light illuminating the device
Tektronix Curve Tracer
Ib =0.2 ma
V =0.7volts
e
Tektronix Curve Tracer
Ib = 0.2 ma
V = 0.7 volts
c
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SECTION 4 - INTEGRATED SWITCH (LAS)
4.1 SWITCH ASSEMBLY PROCEDURE
Tested DET chips were removed from their temporary mountings and suspended over
the diodes by bonding the emitter leads to the posts of the TO-18 header on which the
diode was already mounted (see Figure 34a). An optical coupling medium (Randac
epoxy) was applied between the diode and DET. The epoxy was cured in air at 60°C
for 20 hours followed by a cure at 80°C for one hour. The integrated switches were
then encapsulated.
FIGURE 34a - LAS ASSEMBLY
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Since the DET size is greater than the diode, alignment was facilitated by scribing
guide lines on the TO-18 header as shown in Figure 34b. The infrared transmission
photograph shows good alignment using this technique.
FIGURE 34b - LAS SCRIBE LINES
Scribe Lines
Si DET
4.2 PACKAGING CONSIDERATIONS
The type of LAS package strongly influences the switch characteristics. Several
studies have been made on the present switch package, and the results are discussed.
4.2.1 LAS Efficiency
The efficiency of the LAS was determined empirically from Figure 24.
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Using ID = 80ma and selecting Ib from Figure 24, 77LAS is found to be approx-
imately 0.06% for switches with Type 1 and4 DET units and 0.30 - . 35%for Type 2
LAS devices. This difference in efficiency is dueprimarily to the difference in
junction quality betweenthe single anddoublediffused DET's. Specific reference
is made to the collector base junction which in one case is anepitaxially grown
junction, whereas in the other it is a diffused junction. The low efficiency of the
Type 4 switches canbe explainedby the movement of the collector-base junction
during subsequentheat treatments. This movement is due to an impurity redistrib-
ution which changesthe junction from abrupt to diffused.
4.2.2 Improved Light Coupling
A point source of light placed in the focus of a parabolic reflecting surface will
generate a parallel beamwhosewidth is equal to the openingof the parabolic reflector.
From photographic evidence, a considerable portion of the light emitted by the GaAs
source appears at the edgeof the diode junction. A parabolic focusing scheme seemed
like a desirable solution to increase the amountof light leaving the source. Figure 35
showsthe light output from diodes employingdifferent header arrangements.
In these experiments, the silicon solar cell detector was not coupled directly to
the epoxy, as is the case in an actual LAS. To simulate the actual LAS, complete
switches were fabricated in three configurations as shownin Figure 36, andthe ON
impedancewas measured for each caseunder identical conditions. The three cases
were as listed below:
1. The DET was mountedon top of a deepparabolic dent (diode inside) as
shownin Figure 36a, Ree = 50 _.
2. The DET was mounted on top of a shallow parabolic dent (diode inside) as
shown in Figure 36b, Ree = 19 _.
3. The DET was mounted on top of the diode which is mounted flat on the
header as shown in Figure 36c, Ree = 10 _.
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FIGURE 36 - R VARIATION WITH LAS FOCUSING ARRANGEMENT
ee
Epoxy was used in all cases as the coupling medium. The higher R value in
ee
case 1 could be partially attributed to the large separation distance between diode and
detector (approx. 30 mils) as compared to only 5 mils in case 3. The R value for
ee
the second case approaches in the limit, the Ree value of the third case. The
conclusion one can draw from these experiments is that, for the present, the flat
package gives the best results with epoxy filling the gap between source and detector.
Another approach was considered for improving the light coupling, viz., the use
of some high index of refraction glass in place of the epoxy currently used. The re-
quirements imposed on the glass are.
a. High index of refraction; i.e., the value for glass should be as close to
3.5 - 3.6 (GaAs, Si) as possible.
b. Coefficient of thermal expansion should be compatible with both GaAs and Si.
c. Melting and softening point should be low in order to be compatible to process-
ing temperatures.
d. No undesirable impurities from the glass should enter into the GaAs or Si.
e. Low thermal resistance to insure best heat dissipation.
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Thoughseveral glasseswere investigated, none seemedto fulfill all of the above
requirements.
4.3 SWITCHTEST PROCEDURES
The test procedures that were followed are those specified in JPL Specification
# 31140. A detailed outline of these appears in Appendix A. All of the
results quotedin the following sections and all of the tests performed were obtained
onswitches packagedin the arrangement described in section 4.2.
4.4 SWITCHTEST RESULTS
Characterization served a very important role in the developmentof the LAS. It was
a tool with which the success of the work could be measured at every stageof the
development. To minimize switch destruction anderrors dueto switch heating,
overdriving,etc., pulse conditions were employed instead of D.C. conditions when-
ever possible. The results helped to understand the operation of the LAS andrevealed
possible new avenuesof future work.
In discussing the different parameters, emphasiswill be on the final version of
the switch,viz., on LAS incorporating Type 2 and Type 3 DET_s. Parameter values
differing greatly from those of the abovewill also be given for the other types.
a. R 1 - Switch Open D.C. Impedance.
This parameter is a measure of the leakage through the switch in its OFF condition.
The higher R 1 is, the lower is the leakage between the emitters and the closer
the LAS approaches an ideal switch. Out of twenty typical units tested at + 85°C,
only one was below the specified 100 M _minimum. All the others were well
over this value. At + 25°C, not one unit was below 3500 M _. Table 4 gives the
R 1 values of all twenty devices at both + 25°C and + 85°C temperatures.
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bQ
R 2 - Switch Input to Ground D. C. Impedance.
The measure of isolation between Control element and device contact is the Value
of R2" This quantity, according to specifications, Was to be at least 100 M _.
Measurements Performed at + 35 Volts at a temperature of + 85Oc Yielded more
than 2.0 x 10 5 M _ for all units listed. Table 4 gaves the measured R2 Values
of all twenty devices.
LAS
I
o'
I
o
TABLE 4
RI' R 2 - TEST RESULTs
4.4
13 4.4
o.063 2.38 x 1011
14 5. 7
o. 034 7.95 x 1010
15 o.046 3.8 1.43 x 1011
16 o. 079 3.6 1.08 x 1011
17 4.6
1.4 6.33 x 1010
18 96
•49 3.57 x 109
19 33
• 58 1.02 x i0 I°
20 16
• 011 8.6 X 109
21 • 0125 2.6 4.55 X 10 ll
24 2.5
• 16 4 x 1011
32 11
•018 3.12 x 1010
33 • 085 2. 0 2.78 x 1011
36 7.5
•028 5.88 x i0 I0
38 1.25
• 098 1.79 x 1011
13
39 .023 5.1 x1010
40 • 053 1.5 2.17 x 1011
6.8
9.45 x 1010
* Run #173
-_ R 1
• -os6 , 5Oc
_.93 x 10 _u 12 @ 85 C
10 0.032 3.4 1.56 X 10111i 0.058 20 2_19 x 101_--'-
12 0.021 8.6 x 1010 1470 2.33 x 1011
1140
1.84 x 1011
1140
2.07 x 1011
877
2.92 x 1011
1320
2.92 X 10 ll
1390
2.33 x lO ll
1088
2.19 x 1011
52
2.5 x 1011
152
3.89 x 1011
312
2.19 x 1011
1925
2.5 x 1011
2000
4.27 x 1011
455
2.92 x 1011
2500
4.12 x 1011
677
6.37 x 1011
4000
4. 12 x 1011
385
4.67 x 10 ll
3330
4.38 x 1011
735
4.12 x 1011
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C= I - Switch Open Leakage Current
o
The leakage current, Io, is taken from the data of the R 1 tests. It gives a more
direct means of evaluating the leakage properties of the LAS. Except for one
switch out of twenty that were tested for I , none were above 35 na, with 16
o
units having values below 10 na. Table 4 shows the details of this test. I
o
varied linearly with temperature as illustrated in Figure 37.
100 -
FIGURE 37 - I
10
T
1.0
I J
tO 20
[ I L l I I I I
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Temperature (°C) _e,
oVARIATION WITH TEMPERATURE
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do V - Switch Closed Contact Potential (Offset Voltage)
o
The offset voltage is an indication of the asymmetry that exists between the two
halves of the DET. It is easily expressed in terms of the forward gains, _nl
and _,, as shown in section 3.3. V was measured for Type 2 - 3 LAS as a
0
the diode drive current at - 10°C, + 25°C and + 85°C. For Type 1function of
LAS tests were performed at + 10°C, + 30°C, + 40°C, + 50°C and + 60°C. At
room temperature and + 85°C with L. = 75 - 80 ma, V was found to be equal to
D O
or less than 50 _zv. The V values for the LAS with Type 1 DETLs were
o
considerably lower, which was easily accounted for, since the _n values were
very high for these devices. At - 10°C the LAS with Type 2 and 3 units had
V values between 50 and 150 /Zv for most of the units tested. The range of
o
the V values for a greater number of LAS is given in Figure 38.
O
e. Ree - Switch Closed D. C. Impedance
For the LAS to approximate the behavior of an ideal switch, the ON impedance
under operating conditions should be very low. This parameter was measured
for a very large number of switches, because of the amount of information that
could be drawn from this measurement. The relative light output of the diode,
the efficiency of the optical coupling medium, the sensitivity of the detector, the
accuracy of alignment of source and detector are all factors that affect the R
ee
value. Close to eighty LAS with Type 2 and Type 3 DET's were tested. Most
of these were below 25 _ at ID = 50 ma and dropped to 10 - 12 _ at ID values of
80 - 100 ma. Typical R vs.I D curves are shown in Figure 23, and the variationee
of R with temperature is given in Figure 39. The spread of R for a given value
ee ee
of ID is illustrated in Figure 40.
fo V M = BV - Maximum Overload Voltageee
The maximum voltage that the switch can sustain is equal to BV the emitter
ee'
to emitter breakdown voltage. This quantity specifies the voltage handling capabil-
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ities of the LAS, though it is a quality of the DET itself. In every unit tested, the
BV values did not change substantially between -10°C and + 85°C {Tables 5a and 5b}.
ee
In section 3.8, it was shown that BV differed for the various DET types.
ee
LAS
NO, eel
25°C
12
13
14 24.5
15 24.5
16
85°C
12
13
14 23.5
15 23.5
16
TABLE 5 a
BV - TEST RESULTS
ee
I s
50 _a 100 _a 500 _a 1 ma 2.5 ma 5 ma
BV BV BV BV _ BV
ee2 eel ee2 eel ee2 eel ee2 eel ee2 eel ee2
21 21.3 21 21.7 21.5 21.7 21 21 20 20 18.8
22.5 23 22.5 22 21 19.6 20
24 24.5 24 24 22.5 23 21 21.3 18.4 19.6 16.2
24 24.5 23._ 24.2 22 23.5 20.5 22 17.4 20.5 15.2
23.5 23.5 23.5 22.5 22.5 21.5 21 19.4 19.4 17.8
20.5 21 20._ 21.5 21 21 20.5 19.6
22 22 22. 22 22.5 21.5 22 20 21.5 18.8 20
23 23.5 23 23 22 22 21 20.5 18.6 18.8 16.8
23 23.5 22._ 23.5 21.5 22.5 20 21 17.8 19,6 15.8
22.5 22.5 22.5 '22 22 21 20 19.2 18.4 18
* A very large number o[ BV measurements were |)erformed, of _hich the above is a typical sampling.
ee
(Run # 173)Tyl)e 3)
1O ma
BV
eel ee2
19.2 17.8
18.2 18.4
18 15
19 14
18 16.6
18.8
17.8 18.4
17.2 15.4
18.2 14.8
17.8 17.2
TABLE 5b
I,AS
N().
'-)q')C
(;
7
X
I0
10°C
5
7
I0
BV - TEST RESULTS
ee
I s
IOO _ :1 IO ma
IW IIV
(,(, I _,c 2 c(, 1 ¢,c2
ZI).5 lX.5 17.5
22.5 lX 17,5
22.5 17.5 17
22 17.5 16.5
22.5 IX.5
21.3 1_,,I IN
:23..* 1 X. 't I X. 2
23.5 IX.2 17..I
23 1X 17.6
2;L/, 1'%'_ I_
' RUn 'll;_ - "l;I)C d
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gJ tr, tf - Rise and Fall Time
The speed of response is determined by the length of the turn-on and turn-off
times of the LAS. As mentioned in section 2.6.4, the GaAs diode has response
times in the nanosecond range. The observed rise and fall times of the LAS are
in the microsecond range. The LAS speed limitation is therefore imposed by
the DET. The tf values increased directly with load and showed a marked
increase at elevated temperatures. Table 6 shows t and tf values for severalr
LAS units. The load and temperature dependence of the fall times are shown
in Figures 41a and 41b, respectively.
TABLE 6
RESPONSE TIME TEST RESULTS
LAS t r tf
NO. _Usec _ sec
1" 1.0 7.0
2 1.0 7.0
3 1.0 4.4
5 1.2 6.0
6 1.1 8.0
7 1.3 8.0
8 1.3 I0.0
9 1.2 6.6
10 1.6 8.0
11 1.1 7.0
12 1.1 6.4
27 1.1 6.5
2_ 1.2 5.0
30 i. 0 8.5
35 1.2 5.4
* Run #168Type 2
7** 1.8 9.0
10 1.8 7.0
11 2.0 7.0
12 1.8 12.0
13 2.0 9.0
14 1.8 11.0
15 2.0 11.0
16 2.0 11.0
32 1.7 7.0
40 1.9 9.0
"" Run -173Type 3
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h. Cf_ t - Feed'through Capacitance
One way to evaluate the LAS package was to measure the capacitance between
either emitters and the P or the N side of the diode. The definitions and values
of the different capacitances measured are shown in Table 7. The tests were
done at 1 MC. The observed Cf_ t values were below 1.8 pf for all of the
measured devices.
TABLE 7
LAS C f_tl C f_t2 C f_t3 C f_t4#
pf pf pf pf
45 1.51 1.47 1.69 1.69
46 1.38 1.35 1.61 1.61
47 1.49 1.45 1.65 1.70
48 1.51 1.48 1.78 1.76
49 1.43 1.38 1.72 1.76
* Run#173
C f-t3
GaAs Diode
__.L_ PN
f-tl i
Si DET
P_E2
TO-18
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it Error Band
The purpose of this measurement was to show the combined effects of error
arising from linearity, resolution, zero shift, sensitivity shift, offset, noise
level, etc., between input and output of the LAS. The results of an Error Band
Test are shown for a representative unit on Figure 42. For the ± 250 mv and
5 volt ranges,the error is within _ 1% of full scale when subjected to environ-
mental conditions, as compared to the room temperature static condition. In
the _ 5 mv range, the apparent error (seemingly greater than _ 1% but less than
2.5%) is due to the inaccuracy inherent in reading the trace on an oscilloscope
display under severe noise conditions.
I
A -I0°C
0 ,25°C
E] . 85°C
_1% Lines For Full Scale
Vin (m Volts) -
FIGURE 42a - ERROR BAND TEST RESULTS, +5 my
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j. Mechanical Evaluation
1. Two LAS units were subjected to an Impact Shock Test.
.
.
The units were
rigidly mounted in a fixture which was attached to a shock table. Each
unit was subjected to impact shock of 3000 G's ± 10% for a duration of 0.2
millisec _=0.05 millisec. Six blows were applied in each of the following
directions:
i
a. Parallel to the leads, toward the top of the device.
b. Parallel to the leads, toward the bottom of the device.
c. Perpendicular to the leads.
Two LAS units were subjected to 20,000 G's Constant Acceleration Test for
three minutes. Direction of acceleration was toward the top of the unit.
Two more LAS units were given a sinusoidal vibration at a 0.5 inch DA, 10
to 45 cps and 50 G's constant peak acceleration, 46 to 2000 cps. Frequency
traversed 10 to 2000, back to 10 cps in four minutes, with four complete
frequency sweeps in each of three mutually perpendicular axes. Total
vibration time was 48 minutes.
A unit was considered to be a failure if there was any evidence of mechanical damage
or if there was any change in electrical characteristics. No such failures were
observed.
On the basis of the test results, the following quantities reached their "design
objective" value s:
Ree _ 20 Ft
R 1 > 100 M
R 2 > 100 M
4-19
V _50 tzv
0
I
0
to meet all specifications
IM _ + 10 ma
The voltage overload without switch damage (BVee) was below the value
specified as a design objective, though Type 4 units were made with greater
than +35 volt values.
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SECTION5 - LIFE TESTS
To determine the reliability of the LAS, a number of life tests were performed.
DET and light sources were tested extensively.
5.1 LAS SHELF LIFE TEST
Five devices were put on 85°C shelf life test. The values of Ree, tf, and BVee
were measuredat various times up to 1000hours. In addition, two of the'units
were removed after 504hours from the high temperature environment, cooled to
room temperature, measured, and replaced into the 85°C environment. After 1008
hours at 85°C,the five devices were cooled to room temperature and remeasured. A
subsequentmeasurement of R tf, andBV took place at - 10°C. The resultsee' ee
indicated that the values of R andtf increased initially andleveled out at longeree
times (seeFigure 43). Whenbrought back to room temperature (26°C) after the
1008hours 85°C shelf life test, the values of R and tf were very close to theiree
initial values at 0 hour at 26°C. The emitter to emitter breakdown, shownin Table
8, exhibited very little changethroughout the test.
BV
ee
TABLE 8
VARIATION WITH TIME AT 85°C
Time
(hours)
0
24
96
312
504
5O4
@27°C
864
1008
1008
@26°C
@-10°C
#168-005 #006 #007
100 ga l0 ma 100 ga 10 ma 1O0Da 10 ma 100b_
E 1 E 2 E l E 2 E 1 E 2 E 1 E 2 E 1 E 2 E 1 E 2 E 1 E 2
20.5 20.5 17.5 18.5 22.5 22.5 17.5 18 22.5 22.5 17 17.5 22 22
#008 • #010
10 ma 100Da 10 raa
E 1 E 2 E 1 E 2 E 1 E 2
16.5 17.5 22.6 22.5 18.5 18.5
20 19.5 16.5 17.5 21 21
20.5 19.5 16.5 18 21 20
20 19.4 16.6 18 21.5 21
21 21 17.2 18 23 23
16 17 21.5 21
16 17.3 21.5 20
16.4 16.8 21.5 21
17.4 17.8
16 17 21 20.5 15.5 16 21 21.5 17 17.5
15.5 17.3 20.5 19 15.3 16.7 22 20.5 15.8 18
16.2 17.6 21 20 15.6 16.6 21 20 17 17.6
20.5 19.6 16.4 17.6 21.5 21.5 16.2 17 22 21.5 16
20.5 19.6 17.6 16.4 21.5 21.5 17 16.2 21.5 21.5 17
21 21 18.2 17.6 23 23 18.2 17.8 23 23 18
21.3 21.3 18.4 18
17 21 21 15.4 16.2 22 21 16.6 17.6
16 21 21 16.2 15.6 21.5 20.5 17.4 16.6
17.2 22.5 22.5 17.6 17.2 23 23 18.6 17.6
23.5 23.5 18.4 18.2 23.5 23.5 18.2 17.4 23 23 18 17.6 23.5 23.5 18.8 18
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5.2 LAS LOAD LIFE TEST A
Two switches (from Run No. 168, units 5 and 6) were tested under a load condition
at room temperature, as shown in Figure 44.
ID = 100 ma 0
1OK
V i = 5V
",d
(# 168-5)
/ \
I
(# 168-6)
OOK
FIGURE 44 - TEST CIRCUIT FOR LOAD LIFE-TEST-A
±
IOK
It is apparent that LAS (No. 168-5) has current flowing through both its diode and
DET, whereas LAS (No. 168-6) has current flowing only through its diode. The
purpose in using this arrangement was to detect any degradation of the DET. The
results, shown in Figure 45, suggest a possible degradation in both the DET and the
diode. The more severe increase in ON impedance of unit (No. 168-5) is attributed
to changes in both the detector and source, while the lesser change in R of unit
ee
(No. 168-6) is attributed to degradation of the diode, since the DET was "unloaded"
during the 1000 hours.
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%FIGURE 45 - LOAD LIFE-TEST-A RESULTS
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5.3 LAS LOAD LIFE TEST B
To further study the degradation problem, thirteen devices (Run No. 173) were put
on a load life test at 65°C. This test was conducted under DC conditions with 50 ma
drive on the diodes and 10 volts input on the DET, with R L = 10 K ohms. The Ree
values of the switches were monitored during the test. After 593 hours, two switches
showed considerable increase in ON impedance. A third switch, initially very high,
remained unchanged. The remaining switches increased initially but showed a
tendency to level off after 330 hours, as shown in Figure 46.
T
"w
FIGURE 46
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5.4 DIODE LIFE TESTS
Several GaAs diodes were tested under different conditions. The diodes were of
different sizes (5x5 mils sq., 5x10 mils sq., 10xl0 units sq.), had epoxy, selenium,
or no coating, and were aged at current drives ranging from 30 ma - 100 ma dc at
room temperature and at 65°C. The relative light output was monitored. The trends
of both temperature measurements were similar and are summarized in Table 9 and
b el ow:
a.
b.
C.
d.
ea
Higher aging currents resulted in higher degradation.
Under identical conditions, degradation was far more serious with
selenium coating than with epoxy.
Degradation was directly proportional to current density.
At high aging currents, epoxy coated units showed less degradation
than uncoated units.
Diodes, aged at currents in the vicinity of 30 ma after 1700 hours,
showed less than 4% degradation.
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TABLE 9
DIODE LIFE TEST RESULTS
Diode
No.
41B-143A
41B-144D
41B-5
36B-11
A
B
C
D
32B-28
36A-11
36A-12
36A-13
36A-17
36A-20
41B-3B
41B-6A
41B-135A
Size
Mils
5x5
5x10
10xl0
10xl0
10x10
10xl0
10xl0
10xl0
10x10
10xl0
10x10
10xl0
10xl0
10xl0
5x10
5x5
5x5
Coat
Aging Read
Condition Condition
DC ma DC ma
Epoxy 30 30
Air 30 30
Selenium 35 50
Epoxy 35 50
Epoxy 50 50
Epoxy 50 50
Epoxy 50 50
Epoxy 50 50
Epoxy 70 70
Epoxy 70 70
Epoxy 70 70
Epoxy 70 70
Epoxy 70 70
Epoxy 70 70
Selenium 70 70
Selenium 70 70
Epoxy 100 100
Test
Time
Hours
1710
1710
980
1902
1000
1000
1000
1000
4O3
403
403
403
4O3
403
4O3
4O3
1710
Degradation
2.17
3.5
98
18.2
5.0
5.7
9.1
16.0
6.7
12.1
13.5
11.1
14.6
16.7
37.8
69.3
48.6
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SECTION6 - CONCLUSIONSAND RECOMMENDATIONS
The results of this study lead to several conclusions and recommendations for further
development. Feasibility for the light actuated switch has been ascertained, but the
program duration has not permitted much device engineering optimization.
6.1 CONCLUSIONS
a. An electroluminescent GaAs diode, with a high external efficiency and
low forward voltage, has been developed.
b. Of the four types of silicon DET detectors that have been studied, the
NPN, single-diffused configuration had performance characteristics
which satisfied most of the JPL specifications.
c. Agreement between a first order theory (Ebers and Moll) and experiment
has been found for some parameters of the DET detectors.
d. The epoxy between the light source and DET detector provides a
temporary but not necessarily optimized solution to the light coupling
problem.
e. The characteristics of the LAS have shown some degradation when tested
at elevated temperatures under load conditions. The degradation is due
partly to the GaAs diode degradation and partly to the silicon DET
degradation. The exact nature of the degradation mechanism is not
understood at this time.
6.2 RECOMMENDATIONS
To optimize the performance of the LAS, a continued study program should be addressed
to the following problem areas:
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a. The LASpackage should be redesigned for more efficient heat dissipation
and light coupling.
b. Investigate glassing and high refractive ceramics as a substitute for,
or in combination with, the epoxy photon coupling medium.
c. Identify the degradation mechanisms by separating the contributions
from the GaAs light diode and the silicon DET detector.
d. Using the latch drive scheme, described in Section 7, fabricate a
multi-gate, monolithic multiplexor. Such an approach would offer
high reliability with a minimum of components.
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SECTION7 - LAS DRIVE SCHEME
To use the LAS for the gates of an electronic gating system, a compatible drives
scheme was proposed. Figure 47 illustrates a "latching" circuit which can be controlled
externally by clock signals or other means. The control currents involved in the
turn-on and turn-off are in the order of microamps. For effective latching, the
current gain of the diode-transistor combination must be equal to or greater than
unity.
Input
0
Output
o
I Vcc
A
T_
IR R'
0
J Oft
-V
FIGURE 47 - LATCH DRIVE SCHEME
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To discuss the operation of the latch, an NPN drive transistor, T L, is assumed.
With I b = 0, the transistor is OFF if no current is flowing in the circuit. Applica-
tion of a forward bias to the emitter-base junction and a Vcc > 0 will turn the
transistor ONI allowing current I to flow. If I is large enough, such that the
C C
light emitted from the diode will create an equivalent base drive sufficient to hold
the transistor ON, removal of I b, that is, the external forward bias on the emitter
base junction, will not affect the current flow, and the circuit is considered to be
"latched." To "unlatch," one has to bring the base to ground level. In principle,
while the current is flowing through the diode, not only the transistor T L, but also the
LAS is illuminated, thus turned ON. On the other hand, when I N0,the switch is OFF.
C
Several latches were made from different runs, incorporating Type 1 and Type 2
transistors. These latches were carefully studied in order to uniquely determine the
necessary conditions for "latching." The minimum values of Vcc and I b were determin-
ed such that latching still occurred. These are summarized in Table 10. Also shown
are R values, where determined, corresponding to the proper diode currents. In
ce
addition to the above, the I - V characteristics,with I b as a parameter, werec C
determined for the drive transistor (TL}, and with their use, I b vs. Ic curves were
plotted for a Type I and a Type 2 transistor. (See Figures 48 and 49}. Superimposed
on these figures are the Ibl (effective base current generated by light} vs.I (currentc
through the diode} curves. The points of intersection establish the values of I b'
emitter-base forward bias, necessary to initate and sustain latching. The values
found from these curves are near the experimentally observed values, and the analysis
seems adequate in first order approximation. For Type 1, the following was found:
Experimental Latching Point Calculated Latching Point
I b 13/_a 15 pa
I 50 ma 39 ma
c
Vcc 5.5 v 3.5 volts
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Thus, an approximate manner of predicting the condition for "latching" was establish-
ed, and the ability of the latch to drive a switch was demonstrated.
The advantages of this drive circuit are apparent even more in the case of an inte-
grated package. These are:
.
2.
3.
4.
Device
Compatibility of drive transistor and switch transistor in monolithic form.
Minimized power requirement.
Minimum number of components.
Increased reliability through decreased number of necessary interconnec-
tions.
TABLE 10
LATCHING CONDITIONS
Vcc volts I B Da f_n @ IB = 0.2 ma Icma RLE fi
#110-74 5.5 13 1400 50 8
(Type l) 6.0 12 1400 60 6
7,0 9 1400 80 6
#110-73 7.5 20 1200 70 9
(Type1) 10.0 16 1200 115 8
#110-70 12.0 7 980 140 8
(Type1) 14.0 6 980 170 8
#110-72 17.0 21 500 205 8
(Type 1) 19.0 19 500 230 8
#181-10 9.0 20 350 90
(Type2) 10.0 20 350 102
12.0 20 350 140
#181-18 12 26 240 120 14
(Type2) 13 26 240 140 13.5
V = Power supply voltage
cc
IB = Emitter base forward bias necessary to initiate latching
_n = forward _ of T 1
Ic = current flowing through T 1 when latched
RCE = collector-emitter impedance measured as a function of ID = (diode current)
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FIGURE 48 - LATCH CHARACTERISTICS (TYPE I)
7-4
Ioo
l 8O
6O
4o
_ Unlt # 181-10 100 pa
/
1 2 3 4 5 6 7 8 9 10
VC (volts)
150
140
130
120
110
100
90
7 8070
_ 6o
_ 5o
.o 40
25
20
15
,o/5
0
FIGURE 49 -
Latching Condition
Vc I_ _b_
9V 90 ma 20 Ha
lOV 102ma 20 Ha
12V 140ma 20pa
I I I
20
LATCH CHARACTERI STICS
Unit # 181-10
0 Ibl vs ]c
,_ I_ ,,sl c
8O
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SECTION 8 - PERSONNEL
The following scientists and engineers have participated in the LAS program in various
supervisory and technical capacities. The project leadership responsibility was shared
by R. M. Folsom, W. A. Pieczonka and E. S. Wajda.
During the course of this development, significant contributions and technical support
were obtained from the IBM Components Division, Materials and Applications groups
and from Messrs. F. Kulakowski and G. H. Schmidt.
8-1
ROBERT M. FOLSOM
Academic De_rees
B. S., Engineering Physics, University of Maine 1949
Professional Interest a_d Experience
Mr. Folsom joined IBM in 1957 and has been engaged in the advanced development
of semiconductor devices since that time. His early work included a rather extensive
investigation of the effects of high-energy _ radiation on germanium NPN and PNP drift
transistors, with the object of utilizing these effects in transistor design. He also de-
veloped a high-speed low-storage germanium NPN mesa logic transistor that is current-
ly in production. He is presently manager of ULD Engineering.
From 1953 to the time he joined IBM, he worked for the Diamond Ordance Fuze
Laboratories on semiconductor materials processing technology and on device develop-
ment. Previously, from 1950 to 1953, he worked for the National Bureau of Standards
on the development of sub-miniature vacuum tubes for VT fuze applications.
Publications
"Diffusion Masking and All-Diffused Germanium NPN Mesa Transistors", 1959
IRE-PGED Electron Devices Meeting, Oct. 29-30, Washington, D. C.
"A High-Speed, Medium-Power, All-Diffused Germanium NPN Mesa Transistor",
1962 IRE International Convention, March 26-29, New York, N. Y.
"A High-Speed, Medium-Power, Triple-Diffused Germanium NPN Switching Tran-
sistor", 1962 IRE-PGED Electron Devices Meeting, Oct. 25-27, Washington, D. C.
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WALDEMAR A. PIECZONKA
Academic Degrees
B. S. ,Mathematics and Physics, Saskatchewan University 1953
M.S.,Physics McMaster University 1957
Ph. D., Physics, McMaster University 1960
Professional Interests and Experience
Dr. Pieczonka joined IBM in 1960 and worked on the advanced development of medi-
um power transistors for solid state memory applications. This included the develop-
ment of a high-speed medium-power, triple-diffused germanium NPN mesa transistor
and the development of a high-speed, medium-power, double diffused epitaxial silicon
NPN mesa transistor that is currently in pilot-line production. He made an extensive
theoretical study, backed up with experimental results, of switching transistor opera-
tion at high level injection.
Before joining IBM, he worked for three years for Canadian Westinghouse Corpora-
tion on a guided missile project. Presently, he is employed by Canadian Westinghouse
Corporation.
Publications
"An Electron Spin Resonance Study of Manganese Impurity in Brucite", Can. Journal
of Physics, 39, 145 (1961).
"A High-Speed, Medium-Power, All-Diffused Germanium NPN Mesa Transistor",
1962 IRE International Convention, March 26-29, New York, N. Y.
"A High-Speed, Medium-Power, Triple-Diffused Germanium NPN Switching Tran-
sistor", 1962 IRE-PGED Electron Devices Meeting, Oct. 25-27, Washington, D. C.
"Transient Response in High-Speed Transistors", N. Y. Metropolitan Area Chapter,
PGED, November 15, 1962.
"GaAs-Si Photon Activated Switch" - to be published in PGED Transaction of IEEE.
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PETER POLGAR
Academic Degrees
B. E. S., Electrical Engineering, Brigham Young University, 1960
M. S., Physics, Rutgers - The State University, 1963
M. S., Electrical Engineering, Completed all course requirements at Brigham Young U°
Professional Interests and Experience
Mr. Polgar joined IBM in June, 1963 and since that time participated in a develop-
ment effort aimed at light emitting and detecting solid state devices. Prior to joining
IBM he spent summers doing Research in Physics and Electrical Engineering at the
Shell Oil Research and Development Laboratories.
He was a teaching assistant from 1959 - 1963 at Brigham Young University and
Rutgers State University.
Publication
"GaAs-Si Photon Activated Switch" - to be published in PGED Transaction of IEEE.
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MAURICE M. ROY
Academic Degrees
Courses in Physics and Math - Marist College
Professional Interests and Experience
Since joining IBM in 1956, Mr. Roy has been engaged in various phases of semicon-
ductor device development. He has been instrumental in developing key fabrication pro-
cesses for the Ge drift transistor, and Light Actuated Switch.
Publications
"A High-Speed Mesa Transistor," - IBM Technical Publication - (1962).
"GaAs-Si Photon Activated Switch" - to be published in PGED Transactions of IEEE.
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EDWARDS. WAJDA
Academic Degrees
B. S., Physics, Union College 1945
M. S., Physics, Cornell University 1948
Ph.D. , Physics, Rensselaer Polytechnic Institute 1953
Professional Interests and Experience
Dr. Wajda is manager of Exploratory Device Development in the IBM Components
Division. He has done extensive research work in anisotropic diffusion phenomena in
metals and thin films for microelectronic applications. For two years prior to his join-
ing IBM in 1955, Dr. Wajda was an Assistant Professor of Physics at Union College.
His work in IBM has consisted of extensive research and development of semiconductor
materials and processes. Dr. Wajda has also worked on instrumentation development
and analytical instrument analysis. He is a member of Sigma Xi.
Publications
"Self Diffusion in Zinc" - Acta Metallurgica - (1953).
"Grain Boundary Self Diffusion in Zinc" - Acta Metallurgica - (1954).
"An Automatic Counter" - Nucleonics - (1952).
"Cadmium Grain Boundary and Lattice Diffusion" - Acta Metallurgica - (1955).
"Calculation of Entropies of Lattice Defects" - Phys. Rev. - (1955).
"Silicon Epitaxial Growth" - IBM Journal - (1960).
"Silicon PN Layer Formation by Vapor Growth" - Vol 5 - Properties of Elemental
Compound Semiconductors - (1960).
"Status of Vapor Growth of Silicon" - Vol 12- Metallurgy of Elemental and Compound
Semiconductors (1961).
"Vapor Growth of Silicon" - Art and Science of Crystals - (1963).
"Thin Film Circuits" -Microelectronics- (1963).
"Vapor Growth of Semiconductors" - AIME Conf. Proceedings (Cleveland) - (1963).
"Gallium Diffusion in Silicon" - Applied Physics Letters - (1964).
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TSU-HSINGYEH
Academic Degrees
B. S., Mechanical Engineering, National Taiwan University 1952
M. S., Metallurgical Engineering, Notre Dame 1955
PhD., Solid-State Science and Technology, University at Syracuse 1958
Professional Interests and Experience
Dr. Yeh joined IBM in 1958 and has since that time worked on fundamental diffusion
phenomenon is silicon and in gallium-arsenide and in developing new diffusion processes
and technology.
Publications
"Relations between the Notch Tensile Strength of Cylindrical and Prismatic Specimens
of Titanium Alloys and Heat-Treated Steels", by G. Sachs, J. G. Sessler, R. F. Pray
and T. H. Yeh, Journal of Basic Engineering (Transactions of the ASME) p. 401-410,
June 1960.
"The Decomposition of Austenite in 4340 Steel during Cooling" by E. P. Klier and
T. H. Yeh, presented in October 18, 1960, Philadelphia Meeting of American Society
for Metals.
"Diffusion of Boron in Silicon" by T. H. Yeh and W. J. Armstrong, Journal of
Electrochemical Society, V. 108, p. 63c, 1961.
"Diffusion of Phosphorus in Silicon" by T. H. Yeh, Bulletin of the American Phys.
Society, Series III, Vol. 7, No. 4, p. 332, April, 1962.
"Thermal Oxidation of Silicon" by T. H. Yeh, J. Appl. Phys., V. 33, p. 2849, (1962).
"Surface Masking in GaAs during Diffusion" by T. H. Yeh, J. Electrochemical
Society, V. 110, p. 341 (1963).
"Junction Delineation in GaAs" by T. H. Yeh and A. E. Blakeslee, J. of Electro-
chemical Society, V. 110, p. 1018 (1963).
"Diffusion of Sulfur, Selenium, and Tellurium in GaAs" by T. H. Yeh, Journal of
Electrochemical Society, V. 111, p. 253 (1964).
"GaAs-Si Photon Activated Switch" - to be published in PGED Transaction of IEEE.
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APPENDICES
APPENDIX A - LIGHT ACTUATED SWITCH TEST PROCEDURE
The integrated switches were tested to the following procedure and conditions. The LAS
parameter value limits are given in Table A-l, and a listing of the specific test equipment
used is given in Table A-2.
TABLE A-1
Par ameter Minimum Maximum
R 1 100 M
RON
R 2
Vo
I
O
R S
R L
V.
I
IS
VM
IM
tr +tf
P
100 M
2O
_+50U
compatible with other specs.
20 10K
10K 1M
_+5
+ 500_
+ 35
+ 10m
20/_ (at R L
100m
= 10K)
Unit
fl
fl
fl
V
V
a
v
a
s
W
Re solution:
Linearity:
Cross Talk:
Error-Band:
10Dv input fluctuations must be resolved
Linearity from output to input shall be within 0.2% over full scale
ranges of + 5mv, + 250mv, and + 5v.
For nine switches open with full inputs, the tenth switch must have
output less than + 5mv when it is closed and has zero input.
Linearity over the space flight temperature (-10°C to 85°C) must
be within + 1%.
A-1
TABLE A-I
(cont.)
EXPLANATION OF PARAMETERS:
R 1
RON or Ree
R 2
Vo
I
O
R S
R L
V.
1
I S
VM or BVee
IM
t
r
tf
P
Switch open dc impedance
Switch closed dc impedance
Switch input to ground dc impedance
Switch closed contact potential (offset voltage)
Switch open leakage current
Source impedance
Load impedance
Input signal
Switch closed current
Maximum overload voltage - same as emitter to emitter
breakdown voltage
Maximum overload current
Switch rise time
Switch fall time
Switch closing power (dc) under pulsed condition P is average
power.
A-2
TABLE A-2
TEST INSTRUMENTATION
Section Measuredor GeneratedQuantity
A-1 I
A-1 V
A-2 ID (all measurements)
A-2 V.
1
A-2 V
A-3 I
V
A-4 V
O
A-7 V I
A-8 V.
1
A-9 V.
in
Vout
Instrument
Keithley 150A
Keithley 150A
E-H Research Lab. Model 132A
Pulse Generator
H P233A Audio Oscillator
Tektronix Type 545 Oscillo-
scope with "O" operational
amplifier plug-in unit
Keithley 150A
e/m Regatran Semiconductor
Power Supply & Tektronix
Type V/Type Oscilloscope
Keithley 150A, HP425A
DC Micro volt ammeter
Tektronix Type 575 Transistor
Curve Tracer
e/m Regatran Semiconductor
Power Supply & Tektronix
Type 535 Oscilloscope With
Type 53/54C dual.trace
plug-in unit
Power Designs' Model 605
Power Supply
Tektronix Type 545 Oscillo-
scope with Type D plug-in unit
Temperature tests were performed in a Delta Series 1060-WF Temperature Chamber
and in oil temperature bath.
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A-1 Switch OpenDC Impedance (R1)
Test Conditions:
Test1 V=-+5 mv
Test2 V=+5v
R 1 = + V/+ I
This testwas performed only at 85°C.
±
m
/I
m
Rk
A-4
m
A-2 Switch Closed DC Impedance (Ree)
Test Condition:
RL=10K, V.l=5V
Source power P = VdId= 50-100 mw
V
Ree =RL( V i - V )
This test was performed at -10°C, +25°C and 85°C. The input impedance
of the voltmeter used in this measurement was sufficiently high so that
halving it did not alter the measured contact potential. Also, care was
exercised to minimize thermoelectric effects in the circuit.
RS
/I
o,,
RL
I>
D
V.
I
A-5
A-3 Switch Input to Ground DC Impedance (R2)
Test Condition:
Source power P = VdI d = 50-100 mw
V=±35v
R 2 = ± V/± I
This test was performed only at 85°C.
±
±
A-6
A-4 Switch Closed Contact Potential (Vo)
Test Condition:
Source power P = VdI d = 50-100 mw
o
This test was performed at -10°C, +25°C and +85 C. The input impedance
of the voltmeter used in this measurement was sufficiently high so that
halving it did not alter the measured contact potential. Also, care was
exercised to minimize thermoelectric effects in the circuit.
©
A-7
A-5 Switch OpenLeakageCurrent (Io)
This parameter did not require separate measurement since the current
measured in section A-1 was IO.
A-6 Switch Closed Current (Is)
This parameter did not require separate determination because it is
dependent upon R . It could be inferred from the R test, section A-2.
ee ee
i = _+(vi - v)
S R L
A-8
A-7 Maximum Overload Voltage (Vm)
Test Condition:
At V = + 35v, I must be below 350 ha.
This test was performed at +25°C with representative samples checked
at ÷85°C.
oV O
A-9
A-8 Switch Output Pulse Rise and Fall Times (tr, tf)
Test Conditions :
Source input pulse:
R S = 1OK
rise time 100 ns
width 50 its
average power 50-100mw
R L=10K V.l=!5v
Both rise and fall times are measured from the 10 percent to the 90
percent points. Care was exercised when these measurements were
taken to insure that no external capacitance (wiring, leads, etc.) con-
tributed to the tf time constant. The symmetry of fall times by inter-
changing the polarity on the silicon device was checked on representa-
tive samples. This test was performed at -10°C, +25°C, and +85°C.
I D
m
V.
I
!
0 SCOPE
RL
m
A-IO
A-9 Error Band
Linearity plots were made for every switch while it operated at -10°C,
+25°C, and +85°C at atmospheric pressures. The linearity plots were
taken at three ranges of V. values.
in
Test 1 R L = 10K Q V.1 = + 5mv
R = 20_
S
Test 2 R L = 10K _ V.1 = +- 250mv
R = 2Of)_
s
Test 3 R L = 10K _ V. = + 5v1
R =20fl
s
m
D
Vo
I
±
\ /
/ I
RL
O
Vou T ,
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A-10 Environmental Testing
The environmental tests, listed in JPL specification No. 30257, have
not been completely made on the LAS units. Some shock tests have been
performed, but no thermal sterilization or space flight temperature tests
have been attempted.
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APPENDIX B - THEORETICAL ANALYSIS OF THE DETECTOR
The double emitter transistor (DET) has been shown to be an effective device for
2
switching low level signals . The effectiveness results from the symmetry in
the device as well as the homogeneity that should exist between two junctions formed
close together on a single semiconductor chip. An analysis of the DET on the basis
of the Ebers and Moll 8 low level transistor model is presented. Relationships
between the device gains and device characteristics such as offset voltage and dynamic
resistance are derived.
A schematic representation of the planar DET is shown below.
B
C
O
The device can be NPN or PNP, and in either case it is unpolarized because of its
symmetry. When driven from an external current source in a switching configuration,
the above double emitter device can be represented by two separate devices as shown
below.
IE l
± V i
2_ I I
T1 T2
I
E 2
_ L
B-1
The separate devices, T1 and T 2 can be characterized by four a's.
_nl = Normal _ of unit 1
0_il = Inverse _ of unit 1
_2 = Normal _ of unit 2
e_i2 = Inverse _ of unit 2
These are:
From the Ebers and Moll reciprocity relations between currents in the ideal device,
the following expressions for the various junction potentials can be easily derived:
VclnSln[Icl+ nlIel],01
I I + _ ]
= nS in el il Icl
Vel - ieol
(B-l)
(B-2)
r 1
nS In / Ic2 + C_n.2Ie2 /Vc2 = _ ico2
(B-3)
L
.*,$
Ve2=n$ In I Ie2 + _i2Ic21- ieo2 (B-4)
where: s = kt/q
n = surface dependent parameter with value usually between unity and two
(n = 1 for ideal junction).
It is assumed here that n is the same for all junctions. The remainder of the symbols
are self explanatory. The expressions are valid for both NPN and PNP structures if
currents flowing into the transistor are considered positive. The potential drop across
the device is as follows:
B-2
Vee = Vel - Vcl - Ve2 + Vc2 (B-5)
Upon substitution of the various potentials,
V = (+_) nS In
ee
tlco.___lIeo2 (Iel +_il Icl ) (Ic2 + _n2 Ie2)!
I
,SIeo Ico 2 (Icl +(z nl Iel ) ( Ie2 + _xi2 Ic2
(B-6)
The (+) and (-) apply to NPN and PNP configurations, respectively. Now from re-
ciprocity and continuity considerations, we know that
CO n
I -. ; Ie +Ic +Ib
eo 1
=0
lel=-le2 = llel Ibl=Ib2= Ib
(B-7)
Making use of these relationships we can write the following:
V = (+) nS In
ee
_nl{Xi2 [Ie-_il (Ie+Ib) ] [Ie-Ib-'n2 Ie]
tXil _, n2 [(_nl Ie-Ie-Ib ] [_i2 (Ie-Ib'-Iel
(B-8)
It is convenient to rewrite the above expression in terms of _, the common-emitter
current transfer ratio.
V = (+) nS In
ee
[_nl (1 _c +
(B-9)
B-3
I
e
where _c --_b
Offset Voltage
The value of V at I = 0 is usually called V o, the offset voltage. The magnitude ofee e
this voltage sets the lower limit on the amplitude of signals that can be meaningfully
sampled. Obviously, then,to minimize error,one would like V to be as low aso
possible. From expression (B-9) we have:
IV ] I (l+_nl) _ n2 (B-10)V = =nS In (l 2) nlo ee I = o
e
It can be seen from (B-10) that V -=0 whenever _ n = $ n2 for any values of the _'so
and for any value of n and temperature. Usually, however, there is some mismatch
in the _]'s,and an offset results. Figure B-1 illustrates a particular case. Here we
show the dependence of V on fl mismatch at room temperature and 85°C. The curves
o
represent a constant V of 50 ttv. It can be seen that at room temperature for a
o
_nl°f 10, _n2 is t° be matched t° within tw° per cent Of_nlfOrVo<50_tv. For a
_ nl of 100, the mismatch can be 26 per cent. At higher temperatures the match
must be closer for the same V . This may be somewhat compensated by increases
o
in ,_with increasing temperature.
ON Impedance
Another parameter of the DET is the impedance R across the swtich when it is
ee
turned on. For effective circuit operation, this resistance should be as low as possible.
The resistance can be readily obtained by differentiating equation (B-9) with respect to I .
e
B-4
100
9O
8O T = 85° C
7O T = 23° C
6O Vo <50_V
E
co.
5O
4O
Vo >50#V
3O
2O
10
0, I I h I I I
1.0 1.04 1.08 1.12 1.16 1.20 1.24 1.28
FIGURE B-1
n2
DEPENDENCE OF OFFSET VOLTAGE ON /_i
B-5
dV
ee
R =
ee dI
e
nS
I b i ]+ _8nl + _c +
+ (B-II)
For the case where:
/_nl= _n2 =_-n
_il =_i2 = _]i
equation (B-11) reduces to
[_i 2 + 1 ]
R 2 nS _i _n
ee- % _c 2 + )2 2
- (_n + 1 - _c
(B-12)
Usually, _n >> _i and the quantity _c is small compared to both _n
I b > Ie ° Therefore, the ON impedance can be approximated by:
and _]i since
(T)a _ee I b (B-13)
Besides the dynamic resistance, the switch has a finite non-zero intrinsic resistance, Ri,
in the contacts and its bulk material. This should be low ( 1 or 2 _1 ) and represents
the lowest possible resistance that can be obtained at high I b. We should write there-
fore a more accurate expression for the total switch resistance.
R _ 2 nS f__
ee Ib \/_i] + R.1 (B-14)
B-6
BreakdownVoltage
Device breakdown, BVee , occurs when _ M = 1, where a is the current gain, and M
is the multiplication factor which can be expressed in terms of the magnitude of the
applied reverse bias as :
M
 y__ ee1
k BVeb/
(B-15)
where BV eb is the critical value of the reverse bias at which avalanche breakdown
9
occurs. The exponent n is of the order of 2 .-_ 4 for silicon .
Since 0_M must be equal to unity, Eq. (B-15) can be written as
1
Veb
=_ (B-16)
or, in terms of gi (where _i = inverse _ of the two halves)
BVee _ n 1BVeb ] = _ i + 1
For $i >> I,
BVee -_ BVeb (_--_I
i/n
(B-17)
(B-18)
where BVeb = avalanche breakdown voltage, and is a function of the impurity level,
N B, of the base region.
B-7
ResponseTime
From Ebers' andMoll's work, approximate expressions cannot easily written for
the DET, mainly becauseoneis dealing with a device with separate (two) emitters -
with the rest of the transistor, base and collector commonfor the two halves. The
speedof response of the DET is still of importance, because it is the silicon device
which primarily restricts the LAS. The frequency-handling capability was determined
empirically using the following expression:
f + (B-19)max tON tOFF
Since tOF F >> tON
1
f '_ (B-20)max-- t
OFF
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APPENDIX C - ANALYSISOF THE EFFICIENCY OF DOME VS. FLAT LIGHT SOURCE
An investigation was conducted to determine whether a dome or a fiat GaAs light
source was better for application in the LAS. Let us consider a plane GaAs p-n
junction as shown in Figure C-1.
/
/
N /
Lu.
P
/ dl
d
FIGURE C-I
where d = thickness of P region
d 1 = thickness of N region
an = absorption coefficient of N region
ap = absorption coefficient of P region
R1 = coefficient of reflection between GaAs and air
R2 = coefficient of reflection between GaAs and some
reflective surface
n = refractive index of GaAs
0c = critical angle
PLANE GaAs LIGHT SOURCE
Light generated at the junction will travel in two directions, one half going through
the N region, the other half through the P region. The latter will be reflected at the
R 2 interface and will go through the P region once more, then leave the device
C-1
through the N region.
total light generated then I0/2 will go in either direction, and one can write
0
I 1 =-Te i - RII
These are represented in Figure C-1 by 11 and 12. If I 0 is the
(c-i)
'OEe- ]and I2=T P 2 e P e (I-R1) (C-2)
assuming small enough angles such that d COS 8 _ d. Without considering the
restriction imposed by total internal reflection, the total light leaving the device would
be just
IT = I1 + I2 (C-3)
The critical angle based on n = 3.5 is
e = sin-i _I = 16° (c-4)
e n
This means that only the light within a cone of half angle 8 with apex at the source
will leave the device. This introduces a reduction by a factor of
Area of curved cone base
Area of hemisphere =(I -COS 8c) (C-5)
Thus, the totallightleaving the plane device is
IT1 (II +I2) (i -COS 8c)
[_,-RI_-od( 1nl -2(z dIT1 = Io(1 - COS 0c) 2 e 1+ R 2 e p (C-6)
C-2
If from the GaAsthe light goes into air, the quantity
terms of the refractive indices of GaAs and air:
(I - R1)
2
can be rewritten in
1 - R 1 2n
2 (n+ 1) 2
and the total amount of light leaving the device becomes
m
li 2n - t_ d 1IT1= I o(1-COS ec) e n (1+ R 2n + 1) 2
(c-7)
1
-2 t_p d.]
e • ] (c-8)
Now consider a hemispherically constructed light source as shown in Figure C-2.
Proceeding as before and noting that light will reach the R 1 interface in the direction
of the normal, the total light leaving the devices is:
R1
d
FIGUREC-2 - HEMISPHERICAL GaAsSOURCE(POINTSOURCE)
C-3
f -0_ r 1
n -2_p d
IT2 2n e (1 + R 2 e } (C-9)
= I0 (n + 1) 2
Comparing equations(C-_ and(C-Y} it is apparent that the hemispherical device is
better by a factor of
1 e [-_n (r-dl) ]
(i- cos 8c)
Reconsider the hemispherical device, but with sources extended over the base instead
of one point source located at the center. Figure C-3 shows this arrangement. This
model consists of eight ring sources and a circular source at the center. All the
light generated at the center source and its vicinity will leave the device, but light
generated outside of this area will suffer internal reflection, and only a fraction will
leave. To facilitate the treatement of this arrangement, a 10 rail base diameter hemisphere
was assumed with approximately 61 sources. Part of the analysis was done graphically.
Taking the difference in contributions of the sources into account, by introducing the
quantity A i, one arrives at the following expression:
2n - _nr - 2 Gpd
IT 3= I0 -- e (1+ R 2 e . = (Ai) (C-10}
(n + 1) 2
A. is the product of the following quantities,
1
ail
area of i th source
total junction area
number of like i sources
ai2 = total number of sources
area through which light passes
ai3 = total area of hemisphere
(C-11)
C-4
R2
R1
I _ l i I
I ! _ I I ,I !P , i ,
i
d
\
FIGUREC-3 - HEMISPHERICAL GaAs LIGHT SOURCE (EXTENDED SOURCES)
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For the assumed dimensions,the total emitted light is:
= O. 318 (C-12)
IT 3 IT 2
Equation(C-12) shows that when the number of the sources is extended the light output
is only about 30% of what it was with a single point source. One can thus conclude
that for a hemispherical construction a point source at the center of the base will give
optimum performance insofar as total light output is concerned.
Returning to the plane structure, consider the arrangement of Figure C-4. The
light now travels from GaAs into a dielectric ( epoxy for example ). * This will
change the quantity ( 1 - R 1 ) and also the critical angle Oc:
R 1
2
(n - nl)
(n + nl)2
(C-13)
,-- Dielectric\ .
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FIGURE C-4 - PLANE GaAs SOURCE WITH DIELECTRIC COATING
* The epoxy used on actual diodes had a refractive index varying between 1.4 and 1.55.
To simplify matters, n 1 = 2 will be used for the dielectric.
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(n+nl)2 - (n-nl)2 4nn 1
1 - R 1 = = (C-14)
(n + nl)2 (n + nl)2
The critical angle becomes
8 = sin = sin = 35 ° (C-15)
C
!
This means that only the light within a cone of half angle 8 with apex at the source
c
will leave the device, This introduces a reduction by a factor of
Area of curved cone base
Area of hemisphere
!
= (1 - COS O c) (C-16)
The total light leaving the device is now
IT4 = I0 (1- COS 8c)l_(n+nl)2) e
L--
-1
- _ ndl - 2 _ pd)|
(1 + R 2 e J (C-17)
Comparing the total light outputs of the different arrangements under consideration,
one obtains the following ratios:
IT 2 1
% ec)
1
IT 2 1
IT3 0.318
3.14
- _ (r -n dl) (C-18a)
(C-18b)
IT--2"= 1 [(n+?--l): e -_n(r-dll
IT 4 (1 - COS 8'c)[n 1 (n + 1) 2
(C-18c)
On the basis of the foregoing calculation,the hemispherical device with a single point
source is still the best for overall light emission.
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Let us now take into accountthe detector. Figures C-5a and C-5b showthe light
sources together with the detecting silicon devices. Even a casual observation shows
that all the light emitted from the hemisphere will not reach the detector, while prac-
tically all the light emitted from the plane device will be collected.
FIGURE C-5 -
m
,II
N
a b
LIGHT SOURCE AND DETECTOR
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Assume a 10 mil diameter hemisphere, a 10 x 10 mils squared plane device and a
10 x 10 mils squared detector. Table C-1 shows the percentage of the total emitted
light reaching the detector for different emitter-detector distances, considering
a three-dimensional model.
TABLE C-1
(Hemispherical Device)
Emitter Detector Distance Percentage Reaching
(mils) the Detector
0 29.6
1 23.6
2 19.0
3 15.6
4 13.0
5 10.6
6 9.4
7 8.0
8 7.0
9 6.2
10 5.6
From the above calculation, for best detection, one has to place the detector on the
top of the hemispherical source. Even in this arrangement only about 30% of the total
emitted light will reach the silicon detector.
equation(C-18c) would change to:
0. 296 (n + nl)
(1-COS e'c) [ nl(n+l)2j
This means that the ratio given by
e - (Xn (r - dl) (C-19)
It is clear that although the hemispherical device with a point source is the best for
maximum total light output, for the purpose of the LAS the plane device with the
dielectric coat is better.
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The advantagein using the dielectric coat comes from not only the increase in the
critical angle, but also from a substantial increase in transmission from N 69% to"
93%. With 93% transmission the loss due to multiple reflection is negligible. In
the above work light was assumed to travel from GaAs source to dielectric and from
dielectric to the silicon detector. If there is an air layer between the dielectric and
the detector,one finds that the presence of the dielectric does not offer any improve-
ment in the critical angle,though slight improvement in transmission is observed.
Using a curved dielectric over using a fiat dielectric shows some improvement in
the angle of refraction.
Summarizing the results, one finds on the basis of the above analysis that the ratio
IT 2
IT 4
Total emitted light from hemisphere with point source
Total emitted light from plane device with dielectric
(n + nl )2 1(1 - COS 0'c) n I (n + 1 )2 = 4.15 e
- o_ (r -n dl)
e
(C-20)
-a n (r - dl)
Assuming that (r - dl) is of the order of 10 mils, then the above ratio becomes with
the inclusion of the detection consideration:
!
\IT4/
= 0.296 x 4.15 x O.467 = 0.573 (C-21)
which clearly shows the advantage of the plane light source with the dielectric over
the hemisphere with a point source for the LAS.
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APPENDIX D - YIELD CONSIDERATIONS
Due to the developmentalnature of the contract, a detailed yield evolutation was not at-
tempted. Three runs were selected, however, to give some indication of the spread in
DET characteristics, resulting from a representative fabrication process. Types 1, 2,
and 3 DET units were considered. In general, onewould expect far higher yield figures
from Type 1 devices since the junctions were formed by diffusion only, whereas Types 2
and 3 would have lower yield figures since the collector-base junction was formed by an
epitaxial growth process. Results backedup the expectations.
1 - Type 1. (Run #110).
Used to Check Process Steps
Useful Area ( A, B, C )
Contained About 400 Units
A
B
C
Bn Bi BVee(volts)
500 50 10-11
1300-1400 130 10-11
500-1300 50-130 10-11
Due to a fault in the mask, every 5th row was useless, leaving about 320 units with me-
dium and small size geometries. Ninety eight units were mounted for different tests and
incorporated into complete LAS devices. Approximately one hundred units were destroyed
or lost during assembly and processing.
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2 - Type 2. (Run #168)
S Area
Used to Check Process Steps
Useful Area ( C ) Contained
About 120-150 Units
A
B
C
/3 n /3 i BVee (volts)
700-800 50 13-14
_ Punch through was observed dueto a taper in the grown p layer
350-600 I 50-85 20-25
Fifty one units were mounted (all units were of medium size geometry) for different tests
and incorporated into complete LAS units. Approximately fifty units were destroyed or
lost during processing and assembly.
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3- Type 3. (Run#173)
Area Used to Check Process Steps
_ful Area About 350 UnitsUsE
f
280-330
B i BVee (volts)
20-50 18-24
Random checking within the "useful area" showed the presence of leaky units. Fifty three
selected units were incorporated into complete LAS units. All units were of medium size
geometry. About fifty units were lost or destroyed during assembly and processing.
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APPENDIX E - PUBLICATIONS, PRESENTATIONS,INVENTION DISCLOSURES
During the course of this program, technical information concerning the Light Actuated
Switch was disseminated through the following media:
Presentations -
1. IEEE Device Conference, Washington, D. C. - October (1964)"GaAs
Photon Activated Switch" - T. H. Yeh.
2. IEEE Metropolitan Section, Nutley, New Jersey - November (1964)"GaAs
Light ActuatedSwitch" - P. Polgar.
3. Progress Reports to JPL.
August 12, 1963
October 29, 1963
November 18, 1963
December 19, 1963
March 31, 1964
August 6, 1964
November 5-6, 1964
Publications -
(Poughkeepsie,N. Y.)
(Poughkeepsie, N. Y.)
(Pasadena,California)
(Poughkeepsie, N. Y.)
(Poughkeepsie,N. Y.)
(Poughkeepsie, N. Y.)
(Poughkeepsie,N. Y.)
1. "GaAs-Si Photon Activated Switch" - to be submitted to PGEDtransactions
of IEEE.
2. Monthly Progress Reports to JPL.
Invention Disclosures -
1. "Fabrication of Heterojunction - Hemojunction Transistors" - T. H. Yeh,
W. Pieczonka, M. Roy, E. Blakeslee.
2. "Gallium Arsenide Surface - Barrier Diodes"- W. Pieczonka, M. Roy,
T. H. Yeh.
3. "GaAs Light-Emitting Diode"-M. Roy, T. H. Yeh.
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